

Contents :


1. Linear waveshaping
2. Nonlinear waveshaping
- Diodes, BJT's
3. Sweep circuits
4. Logic gates :
DL, DTL, TTL, ECL, CMOS
5. Regenerative circuits.
6. Multivibrator circuits.

260282

LINEAR WAVESHAPING


Networks containing single energy storage elements

(Sources are constant)



Statement : All the waveforms in such a network will be either exponential or constant

Proof : Find Thevenin equivalent circuit across XX' :



$$C \frac{dV_c}{dt} = \frac{1}{R_{TH}} (V_{TH} - V_c)$$

$$V_c(t) = k_1 + k_2 e^{-t/\tau}$$

$$\tau = R_{TH}C$$

To find any waveform, apply superposition (After finding V_c , Capacitor is replaced by a voltage source V_c) :

$$y(t) = k_1' + k_2' + k_3' e^{-t/\tau} = k_4 + k_3' e^{-t/\tau}$$


$$k_4 = y(\infty)$$

$$k_3' = y(0) - k_4$$

or

$$y(t) = y(\infty) + [y(0) - y(\infty)] e^{-t/\tau}$$

To find initial conditions :



To find time constant (τ) :


Remove C (or L), short circuit voltage sources, open circuit current sources.

Find resistance across XX' (R_{TH})

$$\tau = R_{TH}C$$

$$\tau = \frac{L}{R_{TH}}$$


Example :




(1) Find initial value :

$$i_R(0) = 0$$

(2) Find the steady state value :





(3) τ :



$$i_R(t) = 2.5 + [-2.5] e^{-t/5} \text{ mA, msec.}$$


Networks containing pulse type sources :




In each segments, sources are constant; all the waveforms are exponential. Solve any waveform you are interested, and also $V_c(t)$, (or $i_L(t)$).

$V_c(t_1)$ is the initial state for region II
 $V_c(t_2)$ " " " " " " III
 ...
 $V_c(t_3)$ " " " " " " IV
 ...
 $V_c(t_4)$ " " " " " " V

Example :



Find $i_R(t)$ for $t \geq 0$



Region ①: $0 \leq t \leq t_1$ $V(t) = 6V$




$i_R(0) = 1.5 \text{ mA}$ $V_C(0) = 0$
 $i_R(\infty) = 2 \text{ mA}$ $V_C(\infty) = 4V$
 $\tau = 8/3 \text{ msec.}$

$(R_{TH} = 2K + (1K \parallel 2K)) = 8/3 K.$


$i_R(t) = 2 - 0.5 e^{-t/8/3} \text{ mA, msec.}$
 $V_C(t) = 4 - 4 e^{-t/8/3} \text{ V, msec.}$

$V_C(8/3) = 4 - 4 e^{-1} = 2.53 \text{ V.}$

$i_R(8/3) = 2 - 0.5 e^{-1} = 1.82 \text{ V.}$



Region ② :



initial values :

$i_R(8/3^+) = -\frac{6}{4} + \frac{2.53}{2+2/3} \cdot \frac{1}{3}$
 $= -1.5 + \frac{2.53}{8} = -1.18 \text{ mA.}$


$i_R(\infty) = -2 \text{ mA}$ $V_C(\infty) = -4V$

$i_R(t) = -2 + 0.72 e^{-(t-8/3)/8/3} \text{ mA, msec.}$

$V_C(t) = -4 + 6.53 e^{-(t-8/3)/8/3} \text{ V, msec.}$


020382

→ Response to periodic inputs




Response = transient term + steady state term

non periodic
periodic



Example :




Find steady-state $i_L(t)$, $i_R(t)$

Assume the circuit is at s.s at $t=0$

Assume $i_L(0) = I_A$

Take region ①



$i_R(0) = 5 - I_A$ (1)

$i_L(\infty) = 5 \text{ mA.}$


$\tau = \frac{L}{R_{TH}} = \frac{10 \text{ mH}}{1K} = 10 \mu\text{sec.}$

$i_L(t) = 5 + [I_A - 5] e^{-t/10} \text{ mA, } \mu\text{sec.}$

$$i_L(20^- \mu\text{sec}) = 5 + [I_A - 5] e^{-2} \triangleq I_B \quad (2)$$

$$i_R(20^- \mu\text{sec}) = 5 - I_B \quad (3)$$

Region II



$$i_L(20^+ \mu\text{sec}) = I_B$$

$$i_R(20^+ \mu\text{sec}) = -5 - I_B \quad (4)$$

$$i_L(\infty) = -5 \text{ mA}$$

$$i_L(t) = -5 + [I_B + 5] e^{-(t-20)/10} \text{ mA, } \mu\text{sec}$$

$$i_L(40^- \mu\text{sec}) = -5 + [I_B + 5] e^{-2} = I_A \quad (5)$$

$$i_R(40^- \mu\text{sec}) = -5 - I_A \quad (6)$$

From (2) and (5) solve I_A and I_B :

$$I_A = -6.15 \text{ mA}$$



$$I_B = 3.49 \text{ mA}$$

From (1) $i_R(\infty) = 11.15 \text{ mA}$


$$i_R(20^-) = 1.51 \text{ mA} \quad (\text{From 3})$$

From (4) $i_R(20^+) = -8.49 \text{ mA}$

From (6) $i_R(40^- \mu\text{sec}) = 1.15 \text{ mA}$




Differentiator :



$$V_o = iR = RC \frac{d(V_i - V_o)}{dt}$$


$$\text{if } V_o \ll V_i \Rightarrow V_o = RC \frac{dV_i}{dt}$$



if $\tau \ll T$: \otimes


if $\tau \gg T$: $\otimes\otimes$

differentiator by using inductor :



Integrator :


050382



$$V_o = \frac{1}{C} \int i dt$$


$$= \frac{1}{CR} \int (V_i - V_o) dt$$

$$\text{if } V_o \ll V_i \Rightarrow V_o \approx \frac{1}{RC} \int V_i dt$$




Compensated attenuator :

To decrease the amplitude of a signal without distorting the waveshape.




Compensated attenuator:




$$R_2' = (R_2 // R_{in})$$

$$C_2' = (C_2 + C_{in})$$



$$V_{in} = V_1 u(t) - V_1 u(t - T/2) + V_1 u(t - T) - \dots$$


Since V_{in} is linear combination of step functions, if attenuator doesn't distort "step" function, it doesn't distort V_{in} .



$$V_o(0) = V_o(\infty)$$


Find $V_o(0)$:

$$V_{in}'(0) = V_1$$




At $t=0$, C 's are almost short ckt.

\therefore The current will pass through the capacitors.



$$V_o(0) = \frac{C_1}{C_1 + C_2} V_1$$

At $t=\infty$ the ckt. is at steady state



$$V_o(\infty) = \frac{R_2' V_1}{R_1 + R_2'}$$


$$V_o(0) = V_o(\infty)$$

$$C_1 R_1 + C_1 R_2' = R_2' C_1 + R_2' C_2'$$

$$R_1 C_1 = R_2' C_2'$$

Nonlinear Waveshaping

Diode



$$I_D = I_{rs} (e^{V_D / \alpha V_T} - 1)$$

I_{rs} : reverse saturation current.

$$V_T = \frac{kT}{q}$$


k : Boltzmann's constant

T : temperature in $^{\circ}K$

q : electron charge.

$$\alpha \approx 1$$

$$T = 300^{\circ}K \Rightarrow V_T \approx 26 \text{ mV.}$$




$$\text{If } V_D > 5V_T \Rightarrow I_D = I_{rs} e^{V_D / V_T}$$

$$\text{If } V_D < -5V_T \Rightarrow I_D = -I_{rs}$$

Diode models:


(1) Ideal diode:



$$V_D < 0 \Rightarrow I_D = 0$$

$$I_D > 0 \Rightarrow V_D = 0$$


(2) First order model:



$$V_D < V_0 \Rightarrow I_D = 0$$


$$I_D > 0 \Rightarrow V_D = V_0$$

(3) Second order models





$$V_D < V_0 \quad I_D = 0$$



$$I_D > 0 \quad r_F$$




(4) Third order model, (I)



(II)




Assume D_1 OFF, D_2 OFF :




$V_{D2} = -2V < 0.6V \quad \checkmark$
 $V_{D1} = 7V > 0.6V \quad \times$

Assume D_1 OFF, D_2 ON :



$I_{D2} = -2.6mA < 0 \quad \times$

Assume D_1 ON, D_2 OFF :



$V_{D2} = -2V < 0.6V \quad \checkmark$
 $I_{D1} = 6.4mA > 0 \quad \checkmark$

D_1 ON
 D_2 OFF

Finding the states of diodes in a network

Our network :



(1) Assume states for each diode.


- Replace ON diodes with a short ckt.
- " OFF " " " open ckt.

(2) Find the current through ON diodes, and voltages across OFF diodes.

(3) If all currents thru ON diodes are positive and all voltages across OFF diodes are negative then the assumed states are correct.


(4) If any contradiction, assume new states for the diodes and GO TO 2.

Example :






Find the states of the diodes, use first order method. ($V_0 = 0.6V$)

Example :



D ideal, Find V_{in} which makes D ON and OFF





ⓓ ideal. Both diodes cannot be OFF.


090382

* Piecewise linear solution of Networks containing diodes and single energy storage element =

Algorithm


- (1) At $t=0$ find the states of diodes - $\rightarrow t=0^-$
 $\rightarrow t=0^+$
- (2) Short circuit (or put a battery V_0) the ON diodes and open circuit the OFF diodes.
- (3) Find $i_D(t)$ for the ON diodes i.e. $i_{D1}(t), i_{D2}(t)$
 " $V_D(t)$ " " OFF " i.e. $V_{D1}(t), V_{D2}(t)$
 Find Z
 " $V_C(t)$ ($Z_L(t)$)
 " the waveform you interested.
- (4) Find the times where diode currents (for ON ones) become zero.
 Find the times where diode voltages (for OFF ones) become zero
- (5) Change the state of the diode corresponding to the smallest time found in step (4). Replace the new model for this diode. Find the states of other diodes.
 GO TO Step (2)
- (6) Repeat until there is no change in diode states.

Example:




Use first order model for diodes. (With $V_0 = 0.6V$)
 The circuit is at steady-state at $t=0^-$. Find $V_A(t)$ for $t \geq 0$


At $t=0^-$ C is open. Assume D_1 ON, D_2 OFF




$V_C(0) = 16V = V_A(0^-)$
 At $t=0^+$:



Assume D_2 OFF, D_1 ON



$i_{D1} = 2.5mA + (-2.5mA) = 0$. We can't decide. \rightarrow 5mA current source will discharge C. Hence $V_{D1}(0^+ + \epsilon) < 0.6V$.
 Let's look future situation! $\therefore D_1$ will be OFF



$V_C(t) = 16 - \frac{1}{C} \int 5 \times 10^{-3} dt$
 $= 16 - \frac{5 \times 10^{-3}}{5 \times 10^{-9}} t$
 $= 16 - 10^6 t$

$V_A(t) = V_C(t) - 10 = 6 - 10^6 t$


$V_{D2}(t) = -10V < 0.6V \Rightarrow D_2$ always OFF

$V_{D1}(t) < 0.6V$


D_1 always OFF

$V_C(6\mu sec) = 10V$

$V_A(6\mu sec) = 0V$



$t = 6 \mu\text{sec}$




Assume D_1 ON, D_2 OFF

$i_{D1}(6\mu\text{s}^+) = 2.3 \text{ mA} > 0 \checkmark$

$i_{D2}(6\mu\text{s}^+) = 2.4 \text{ mA} > 0 \checkmark$

$V_C(6\mu\text{s}^+) = 10 \text{ V}$



$V_A(6^+) = 10.6 \text{ V}$

$i_{D1}(\infty) = 5 \text{ mA} \Rightarrow D_1$ is always ON.

$i_{D2}(\infty) = -0.3 \text{ mA} < 0$

$V_A(\infty) = 16 \text{ V}$

$\tau = 10 \mu\text{sec}$

$i_{D2}(t_1) = -0.3 + 2.7 e^{-(t_1-6)/10} = 0$

$t_1 = 6 + 10 \ln \frac{2.7}{0.3} = 28 \mu\text{sec}$

At $t = 28 \mu\text{sec}$ D_2 will be OFF.

For $6 < t < 28 \mu\text{sec}$


$V_A(t) = 16 + [10.6 - 16] e^{-(t-6)/10}$

$V_A(28) = 15.406 \text{ V}$

At $t = 28 \mu\text{sec}$, D_2 is OFF.


$V_C(28 \mu\text{sec}) = V_A(28) - 0.6 = 14.806 \text{ V}$

For $t = 28 \mu\text{sec}$:




Assume D_1 ON

$i_{D1}(28 \mu\text{sec}^+) = 2.5 + \frac{14.806 - 6}{4} = 4.7015 \text{ mA} > 0 \checkmark$



$V_A(28^+) = 5 + \frac{14.806 - 6}{4} + 6 = 15.403 \text{ V}$



$V_{D2}(\infty) = 0 < 0.6 \text{ V} \Rightarrow D_2$ always OFF.


$i_{D1}(\infty) = 5 \text{ mA} > 0 \Rightarrow D_1$ " ON

$V_A(\infty) = 16 \text{ V}$

$\tau = (5 \text{ nF})(4 \text{ K}) = 20 \mu\text{sec}$


BIPOLAR JUNCTION TRANSISTOR

Common Emitter Configuration :




- (1) Cutoff (OFF) region: $I_B = 0$
- (2) Saturation (SAT) region: $-300 \text{ mV} < V_{CE} < 300 \text{ mV}$. V_{CE} small. "for small power transistor"
- (3) Active region (ACT): $I_C = \beta_F I_B$, $V_{CE} > 0$
- (4) Reverse active (REACT) region: $I_C = -\beta_R I_B$, $V_{CE} < 0$

Common base configuration :




For $I_E = 0$ between C-B, there is reverse diode characteristic

I_E CONTROLS I_C





I_C CONTROLS I_E :




$I_C = 0$: reverse diode charac.

$\alpha_R < 1$



Combined model:



"EBERS-MOLL MODEL" (NPN)

$$I_E = I_{EO} (e^{V_{BE}/V_T} - 1) - \alpha_R I_C \quad (1)$$

$$I_C = I_{CO} (e^{V_{BC}/V_T} - 1) - \alpha_F I_E \quad (2)$$

I_{EO}, I_{CO} are reverse saturation currents of diodes

Substitute (2) into (1):

$$I_E = \frac{I_{EO} (e^{V_{BE}/V_T} - 1)}{1 - \alpha_F \alpha_R} - \frac{\alpha_R I_{CO} (e^{V_{BC}/V_T} - 1)}{1 - \alpha_F \alpha_R}$$

Substitute (1) into (2):

$$I_C = \frac{I_{CO} (e^{V_{BC}/V_T} - 1)}{1 - \alpha_F \alpha_R} - \frac{\alpha_F I_{EO} (e^{V_{BE}/V_T} - 1)}{1 - \alpha_F \alpha_R}$$

$$I_{CS} \triangleq \frac{I_{CO}}{1 - \alpha_F \alpha_R} \quad I_{ES} \triangleq \frac{I_{EO}}{1 - \alpha_F \alpha_R}$$

$$I_E = I_{ES} (e^{V_{BE}/V_T} - 1) - \alpha_R I_{CS} (e^{V_{BC}/V_T} - 1) \quad (3)$$

$$I_C = I_{CS} (e^{V_{BC}/V_T} - 1) - \alpha_F I_{ES} (e^{V_{BE}/V_T} - 1) \quad (4)$$

(3) and (4) are EBERS-MOLL equations

$$\alpha_F I_{ES} = \alpha_R I_{CS} \quad \text{Reciprocity relation}$$

Common Emitter EBERS-MOLL MODEL

$$I_E = I_{EF} - \alpha_R I_C$$

$$\text{Node equation at base: } I_C = -I_E - I_B$$

$$I_E = I_{EF} + \alpha_R I_E + \alpha_R I_B$$

$$I_E = \frac{I_{EF}}{1 - \alpha_R} + \frac{\alpha_R}{1 - \alpha_R} I_B \quad \beta_R \triangleq \frac{\alpha_R}{1 - \alpha_R}$$

$$I_E = (\beta_R + 1) I_{EF} + \beta_R I_B$$

$$I_E = (\beta_R + 1) I_{EO} (e^{V_{BE}/V_T} - 1) + \beta_R I_B$$


$$I_C = I_{CF} - \alpha_F I_E$$

$$I_E = -I_B - I_C$$

$$I_C = \frac{I_{CF}}{1 - \alpha_F} + \frac{\alpha_F}{1 - \alpha_F} I_B$$

$$\beta_F \triangleq \frac{\alpha_F}{1 - \alpha_F}$$

$$I_C = (\beta_F + 1) I_{CO} (e^{V_{BC}/V_T} - 1) + \beta_F I_B$$




COMMON EMITTER NPN EBERS-MOLL MODEL

D_1 (CB)	D_2 (BE)	MODE OF OPERATION
OFF	OFF	CUTOFF
OFF	ON	ACTIVE
ON	OFF	REVERSE ACTIVE
ON	ON	SATURATION

Circuit Models can be found by using this chart.


Circuit Models for each Mode :

(1) CUTOFF $V_{CB} \ll -V_T$ $V_{CB} < V_0$
 $V_{EB} \ll -V_T$ $V_{EB} < V_0$





Common base NPN off transistor

Simpler approximation:




(2) ACTIVE


$V_{BE} = V_0$
 $V_{BC} < V_0$





Common Emitter NPN Active Model





Common base NPN Active Model.



(3) REVERSE ACTIVE




- Common Emitter -



(4) Model for SAT

D_1 ON $V_{BE} = V_0$

D_2 ON $V_{BC} = V_0$




Conditions for saturation (SAT)

Both diodes have to be ON.



Given $D_2(BC)$ ON, find conditions which make D_1

(I) ON: "Assume D_1 ON"



$I_{CFE} = \beta F I_B - I_C > 0$


SAT condition is $\beta F I_B > I_C$



If $\beta F \left(\frac{V_B - V_0}{R_B} \right) > \frac{V_S}{R_S}$

then Tr. is SAT really.

(II) Given $D_1(BC)$ ON, find the conditions which make $D_2(BC)$ ON:



$I_{EFE} = \beta R I_B - I_E > 0$


$\beta R I_B > I_E$

Conditions for ACT

$D_1(BC)$ is OFF \rightarrow 1) $V_{BC} < V_0$

2) $V_{BE} = V_0$

$D_2(BC)$ is ON




$I_{EFE} = -(\beta F + \beta R + 1) I_B > 0$

$I_B < 0$ it says actual direction of I_B is inwards at ACT transistor.

PNP BJT



Change the directions of the diodes:




Common Emitter
Ebers-Moll
Model for
PNP-BJT

Finding the states of a transistor in a network


- 1) Assume a state for TR.
- 2) Replace the equivalent model, check if the conditions which bring TR to this state is satisfied.
- 3) There has to be no circuit inconsistency.



TR cannot be SAT. (Two voltage sources are (V_1, V_2) volts in parallel)



Can TR be ACT?




If $\beta F I_B = I$ it may be ACT.

If $\beta F I_B \neq I$ it can't be ACT (Two current sources are in series)

A better algorithm



Statement:





In these networks if $V_B > V_C$ TRs cannot be REVACT.

BIPOLAR JUNCTION TRANSISTOR : [NPN]


Common Emitter Configuration



Common Base Configuration




EBERS MOLL Model:
for COMMON BASE Configuration



Algorithm:

~~NPN Remove TR if $V_{BE} < V_0$ and $V_{BC} < V_0$ TR is OFF~~



~~ALGORITHM FOR 2 TRANSISTORS~~


- ~~(1) Remove T1~~
- ~~(2) Find the state of T2 when T1 removed.~~
- ~~(3) Put model for T2~~
- ~~(4) Find the state of T1~~
- ~~(5) Put new model for T1~~
- ~~(6) Find the state of T2~~
- ~~(7) Put model for T2~~
- ~~(8) Find the state of T1~~

Algorithm for 2 Transistors

- (1) Decide which model to be replaced for T2 when T1 removed (ie SAT or OFF)
- (2) Find the state of T1

Algorithm


FlowChart for NPN TR



OKEY

Proof: (by contradiction) =

Assume TR is REVACT and then observe that the conditions for REVACT TR are not satisfied.



$$V_B = R_B I_B + V_{BE} - \beta_R I_B R_E$$

$$V_C = R_C I_C + V_0 + R_C (\beta_R + 1) I_B$$

$$V_B - V_C = V_{BE} - V_0 - I_B [\beta_R R_E + (\beta_R + 1) R_C]$$

Conditions for REVACT:

$$V_{BE} < V_0, I_B > 0$$

$$V_{BE} - V_0 = (V_B - V_C) + I_B [\beta_R R_E + (\beta_R + 1) R_C]$$

> 0

If $V_{BE} < V_0$ then $I_B < 0$ X } TR cannot be REVACT.
 If $I_B > 0$ then $V_{BE} > V_0$ X }


□

Statement: If in above networks $V_B < V_C$ then


TR's cannot be ACT.

Proof: Homework.

Algorithm:



Find Thevenin eq. circuits between 1-2 and 2-3.




→ PNP

- 1) Remove TR and then find $V_{BE} (V_{EB})$, $V_{BC} (V_{CB})$
 if $V_{BE} (V_{EB}) < V_0$ and $V_{BC} (V_{CB}) < V_0$
 the TR is OFF.

Otherwise GO TO step 2.

- 2) a) If $V_{BE} (V_{EB}) > V_{BC} (V_{CB})$
 TR can't be REVACT, TR is either ACT or SAT Go to Step 3




- b) If $V_{BE} (V_{EB}) < V_{BC} (V_{CB})$
 TR can't be ACT, TR is either REVACT or SAT Go to step 4.

- 3) Replace TR by SAT model.
 If $\beta_F I_B > I_C$ TR is SAT.
 If not it is ACT.

- 4) Replace TR by SAT model
 If $\beta_R I_B > I_E$ TR is SAT
 If not TR is REVACT.

example ①:



Remove TR, $V_{BE} = 2V > 0.6V \Rightarrow$ TR is not OFF
 $V_{BC} = -18V$.


$V_{BE} > V_{BC} \Rightarrow$ TR is ACT or SAT

$$I_B = 1.4 \text{ mA}$$

$$I_C = 20 \text{ mA}$$

$$\beta_F I_B = 14 < 20 \quad \boxed{\text{TR ACT}}$$

example ②:




Remove TR:

$$V_{BE} = 6V > 0.6 \Rightarrow \text{TR not OFF.}$$

$$V_{BC} = -3V$$

$V_{BE} > V_{BC} \Rightarrow$ TR is SAT or ACT




$$I_B = 2.4 - 0.6 = 1.8 \text{ mA}$$

$$I_C = 12.6 \text{ mA}$$

$$\beta_F I_B = 80 > 12.6$$

$\boxed{\text{TR SAT}}$


example ③ :



Remove TR:

$$\left. \begin{aligned} V_{BE} &= 1V \\ V_{BC} &= 5V \end{aligned} \right\} \text{TR is not OFF}$$

$V_{BC} > V_{BE} \Rightarrow$ TR REVACT or SAT :




$$I_B = \frac{5 - 0.6}{1k} = 4.4 \text{ mA}$$

$$I_E = I_C - I_B = 4 - 0.4 = 3.6$$

$$\beta_R I_B = 0.4 < 3.6$$

TR REVACT

example ④ :




Remove TR:

$$\left. \begin{aligned} V_{EB} &= 10V \\ V_{CB} &= 0 \end{aligned} \right\} \text{TR is not OFF.}$$

$V_{EB} > V_{CB} \Rightarrow$ TR is ACT or SAT

SAT model:




$$I_B = 4.7 \text{ mA}$$

$$I_C = 5 \text{ mA}$$

$$\beta_F I_B = 470 > 5 \quad \text{TR SAT}$$

example ⑤ :




Remove TR:

$$V_{EB} = -15V$$

$$V_{CB} = 15V > 0.6 \Rightarrow \text{TR is not OFF.}$$

$V_{CB} > V_{EB}$ TR is REVACT or SAT





$$I_B = \frac{15 - 0.6}{100} = 0.144 \text{ mA}$$

$$I_E = \frac{30}{10} = 3 \text{ mA}$$


$$\beta_R I_B = 0.288 < I_E = 3 \text{ mA}$$

TR REVACT

example ⑥ :




Replace SAT model:




TR ACT

example ⑦ :



Remove TR:



Find the state of Diode:

Assuming D is OFF;


$$V_D = 6 - 12 = -6 \text{ V} \checkmark \text{ D is OFF.}$$

$$V_{BE} = 6 \text{ V.}$$

$$V_{BC} = -6 \text{ V. TR is not OFF.}$$

$V_{BE} > V_{BC}$ TR is SAT or ACT

Replace SAT model:



Again find the state of TR:

Assume Diode is OFF:


$$6 - \frac{12}{3} \cdot 2 = -2 \text{ V. } < 0 \checkmark \text{ D is OFF.}$$

$$I_B = \frac{6 - 0.6}{100k} = 0.054 \text{ mA.}$$

$$I_C = \frac{12}{3k} = 4 \text{ mA.}$$

$$\beta F I_B = 2.7 < 4 \quad \boxed{\text{TR ACT}}$$

We must find again state of D because when we were finding the state of diode we have assumed that the TR is SAT.



$$I_B = 0.054 \text{ mA.}$$

Assume D is OFF.

$$\beta F I_B = 2.7 \text{ mA.}$$

$$V_A = 12 - (1k)(2.7 \text{ mA})$$



$$= 9.3 \text{ V.}$$

$$V_D = 6 - 9.3 = -3.3 \text{ V} < 0$$

$\boxed{\text{D is OFF}}$


TRANSISTOR INVERTER

is used to invert a high level input to a low level output and a low input to high output.



$$U'_{in} = \frac{U_{in} R_2}{R_1 + R_2} - \frac{V_S R_1}{R_1 + R_2}$$

$$R_{TH} = R_1 || R_2$$



$$U_{BE} = U'_{in}$$

$$U_{BC} = U'_{in} - V_S$$

$$U_{BE} > U_{BC}$$

\therefore TR cannot be REACT


let U_{in} be large negative =

$$\text{Since } U_{BE} = U'_{in} < V_S$$

$$U_{BC} = U'_{in} - V_S < V_S$$

\therefore TR is OFF.

$\therefore U_{out} = V_S$




When $V_{in}' = V_{oa}$ BE diode is ON
BC diode is OFF

∴ TR is ACT.

$$V_o = \frac{V_{in} R_2}{R_1 + R_2} - \frac{V_T R_1}{R_1 + R_2}$$

$$V_{in}' = \frac{(R_1 + R_2)V_o}{R_2} + \frac{V_T R_1}{R_2} \triangleq V_A$$



$$V_o = V_s - \frac{R_c \beta_F}{R_{TH}} (V_{in}' - V_o)$$

When $V_o = V_{CESAT}$ TR will be SAT

$$\text{For } V_{CESAT} = 0, V_o = V_{CE} = V_{CB} + V_{BE} \\ = V_{CE} + V_o$$


$$0 = V_{CB} + V_o$$

$$V_{CB} = -V_o$$

$$V_{BC} = V_o$$

$$0 = V_s - \frac{\beta_F R_c}{R_{TH}} (V_{in}' - V_o)$$

$$V_{in}' = \frac{R_{TH} V_s}{\beta_F R_c} + V_o \leftarrow \text{saturation point.}$$





How to choose R_1, R_2 ?

Choose R_1, R_2 such that when V_{in}

$V_{in} = V_2$ TR is SAT

$V_{in} = V_1$ TR is OFF




$$V_{in}' = \frac{V_{in} R_1}{R_1 + R_2} - \frac{V_T R_1}{R_1 + R_2} < V_{BE} < 0$$


$$R_1 \gg (\dots) R_2 \quad \textcircled{I}$$

when $V_{in} = V_2$ $\beta_F I_B > I_C$

$$\beta_F * \left[\frac{V_{in}' - V_o}{R_{TH}} \right] > \frac{V_s}{R_c} \quad \textcircled{II}$$




An Example on Finding The States of Transistors



$\beta_F = 100$
 $V_0 = 0.6V$

Remove T_1 , find V_{EB_1} and V_{CB_1} and check if T_1 is OFF. To find V_{EB_1} and V_{CB_1} , we have to know the state of T_2 when T_1 is removed.




$V_{BE_2} = 0V < 0.6V$
 $V_{BC_2} = -5V < 0.6V$ } $\Rightarrow T_2$ is OFF.

$\therefore V_{EB_1} = 2V \Rightarrow T_1$ not OFF
 $V_{CB_1} = -8V$

Since $V_{EB_1} > V_{CB_1} \Rightarrow T_1$ is ACT or SAT.

Now, put SAT model for T_1 and check if $\beta_F I_{B_1} > I_{C_1}$. But to find I_{B_1} and I_{C_1} , we have to know the state of T_2 when T_1 is replaced by SAT model.




$V_{BE_2} = 5V > 0.6V \Rightarrow T_2$ is not OFF.

$V_{BC_2} = 0V$

$V_{BE_2} > V_{BC_2} \Rightarrow T_2$ is ACT or SAT.

Replace T_2 with SAT model and find its state.



$I_{C_2} = 5mA$ $I_{C_1} = \frac{10 - 0.6}{1K} = 9.4mA$

$I_{B_2} = I_{C_1} - 0.6mA = 8.8mA$

$\beta_F I_{B_2} = 880mA > I_{C_2} = 5mA \Rightarrow T_2$ SAT.


\therefore when T_1 is replaced by SAT model T_2 is SAT. Now check if $\beta_F I_{B_1} > I_{C_1}$

$I_{B_1} = 1.4mA$ $\therefore \beta_F I_{B_1} = 140mA > I_{C_1} = 9.4mA$

$\therefore T_1$ is SAT.

Hence the states of transistors are T_1 SAT, T_2 SAT


✓ Example on finding the states of transistors and diodes



D_1 and D_2 are ideal diodes. For the transistor we have $\beta_F = 20$ and $V_o = 0.6V$. Find and plot v_o vs. v_{in} for $-1V \leq v_{in} \leq 20V$.

Solution: Begin with $v_{in} = -1V$. Remove transistor, find the states of diodes, measure v_{BE} and v_{BC} and decide on the state of the transistor:


Remove TR and assume D_1 OFF, D_2 ON:



$$\begin{aligned} v_{D1} &= -1 - 8 = -9V < 0 \quad \checkmark \\ i_{D2} &= 4mA > 0 \quad \checkmark \\ v_{BE} &= -1V < 0.6V \\ v_{BC} &= -1 - 8 = -9V < 0.6V \end{aligned} \quad \left. \begin{array}{l} \\ \\ \\ \end{array} \right\} \begin{array}{l} \Rightarrow D_1 \text{ OFF, } D_2 \text{ ON} \\ \\ \Rightarrow \text{TR OFF.} \end{array}$$

$\therefore v_o = 8V$

TR becomes ACT when $v_{BE} = 0.6V$. When $v_{BE} = 0.6$, i_b is still zero. $\therefore i_c$ is also zero. $\therefore v_o = 8V$. $\therefore D_2$ is still ON and D_1 is OFF. \therefore we have:



TR becomes SAT when $\beta i_b = i_{cSAT}$

$$i_{cSAT} = \frac{16}{4} = 4mA$$

$$\beta i_b = \frac{20(v_{in} - 0.6)}{10K}$$

$$\beta i_b = i_{cSAT} \Rightarrow v_{in} = 2.6V$$

When TR is SAT, $v_o = 4V$

Check the states of the diodes when TR is SAT:

$$v_{D1} = v_{in} - v_o = 2.6 - 4 = -1.4V < 0 \Rightarrow D_1 \text{ is OFF}$$


$$i_{D2} > 0 \Rightarrow D_2 \text{ is still ON.}$$

As v_{in} increases i_L increases. \therefore TR remains SAT. But when $v_{in} = v_o = 4V$, D_1 becomes ON.

\therefore for $2.6V < v_{in} < 4V$, TR is SAT, D_1 is ON, D_2 is OFF.

For $v_{in} = 4V$, since D_1 is ON we have $v_o = v_{in}$

Find the states of TR and D_2 when D_1 is OFF: From the figure we observe that $v_{in} > 2.6V$. $\therefore D_2$ is still ON.




$$i_{D_2} = \frac{20(v_{in} - 0.6)}{10K} \quad i_{SAT} = \frac{v_{in}}{1K}$$

$2(v_{in} - 0.6) > v_{in}$ for $v_{in} > 4V$. \therefore TR is SAT

$$v_o = v_{in}$$

When $v_{in} = 16V$, D_2 becomes OFF and $v_o = 16V$.




SWEEP CIRCUITS

generate periodic signals that change linearly (almost linearly) with time.



Voltage sweep generators


Sweep generator using an inverter




Choose V_1 such that TR is OFF, i.e. $V_1 < V_0$
 " V_2 " " " " SAT i.e. $\frac{\beta_F(V_2 - V_0)}{R_B} > \frac{V_S}{R_C}$
 $V_2 > V_0$

At $t=0^-$ the circuit is at steady-state.
 $\therefore C$ is open circuit.

Since $V_i = V_1 < V_0$, TR is OFF.



At $t=0^+$




$V_{BE} = V_2 > V_0$
 $V_{BC} = V_2 - V_S$ } TR ACT or SAT

(it cannot be SAT):



\therefore TR is ACT.



$$i_b = \frac{V_2 - V_0}{R_B}$$

$$i_c = \frac{\beta_F(V_2 - V_0)}{R_B} \text{ Constant}$$

all waveforms are exponential.


$$V_{out}(0^+) = V_c(0) = V_S$$

$$V_{out}(\infty) = V_S - R_C \beta_F \frac{(V_2 - V_0)}{R_B}$$

$$\tau = R_C C$$

$$V_{out}(\infty) < 0 \text{ because } \frac{V_S}{R_C} - \frac{\beta_F(V_2 - V_0)}{R_B} < 0$$

$$\frac{V_S}{R_C} < \frac{\beta_F(V_2 - V_0)}{R_B}$$




$$V_{out}(t) = V_S - \frac{\beta_F R_C (V_2 - V_0)}{R_B} + \left[\frac{R_C \beta_F (V_2 - V_0)}{R_B} \right] e^{-t/R_C}$$

$$V_{out}(T_S) = 0$$


$$T_S = R_C C \ln \left[\frac{\frac{R_C \beta_F (V_2 - V_0)}{R_B}}{\left[\frac{\beta_F R_C (V_2 - V_0)}{R_B} - V_S \right]} \right]$$

For $T_S < t < T_1$, TR is SAT.




$V_c(t) = 0 \Rightarrow C$ is open TR is SAT.

for $t > T_1$: $v_i = V_1$






$v_{BE} = v_i < V_0$
 $v_{BC} = v_i < V_0$ } TR is OFF.





$v_{out}(\infty) = V_S$
 $\tau = R_C C$

Current charging :



$t = 0^-$: the circuit is at steady-state. C is open.




$\therefore v_{out}(0^-) = 0$


$v_c(0) = 0$

$t = 0^+$:


$v_i = v_2 < V_0$



$v_{BE} = v_2 < V_0$
 $v_{BC} = v_2 < V_0$ } TR is OFF.



$$v_c(t) = \frac{1}{C} \int_0^t I dt = \frac{I}{C} t$$



When $v_{out}(t) = V_R$, D will be ON

$$v_{out}(T_S) = \frac{I}{C} \cdot T_S = V_R$$

$$T_S = \frac{V_R C}{I} \quad \text{Sweep time}$$

Choose $T_1 > T_S$: For $T_S < t < T_1$:


$v_{out}(t) = V_R$ $v_c(T_1) = V_R$

At $t = T_1^+$: $v_i = v_1 > V_0$

BE diode is ON \Rightarrow TR cannot be OFF.

TR cannot be SAT, otherwise inconsistency.

∴ TR is ACT.



$$\beta i_b = \beta \frac{(V_1 - V_0)}{R_B} > I$$

∴ $i_1 > 0 \Rightarrow D$ is OFF.


$$V_{out}(t) = V_R - \frac{1}{C} \int_0^t (\beta F i_b - I) dz$$

$$= V_R - \frac{(\beta F I_B - I)(t - T_1)}{C}$$

if $\beta F i_b - I \gg I \Rightarrow$ Sweep time \gg recovery time

3003B2


Current Sources



TR must be ACT \Rightarrow BC diode must be OFF
 $\Rightarrow V_N - (V_S - V_Z) < V_0$

$V_N < V_0 + V_S - V_Z$

ACT model:




$$i_e = \frac{V_Z - V_0}{R_E} \text{ constant}$$


$$\beta F i_b = \frac{\beta F i_e}{\beta + 1} = \alpha F i_e \approx i_e$$

$$I_{DC} = \frac{V_Z - V_0}{R_E}$$

For NPN Transistor:




Networks Containing dependent Sources



$$V = \sum_i a_i v_{bi} + \sum_i b_i i_{bi}$$

$a_i, b_i \rightarrow$ constants
 $i_{bi} \rightarrow$ network currents


example:



$$C \frac{dV_c}{dt} = \frac{V - V_c}{R}$$

$$- \frac{dV_c}{dt} + \frac{V_c}{RC} = \frac{V}{RC}$$

$$V_c(t) = V_c(\infty) + [V_c(0) - V_c(\infty)] e^{-t/RC}$$



$$C \frac{dV_c}{dt} = \frac{kV_c - V_c}{R}$$

$$kV_c - V_c = V_c \Rightarrow V_c = \frac{V_c}{k-1}$$


$$C \frac{dV_c}{dt} = \frac{(kV_c/k-1) - V_c}{R}$$

$$C \frac{dV_c}{dt} = \frac{V_c}{(k-1)R} \Rightarrow \frac{dV_c}{dt} - \frac{V_c}{(k-1)RC} = 0$$


Solution: The waveforms are exponential.

Algorithm

- (1) Find initial values by replacing the capacitor by a constant voltage $V_c(0)$.
- (2) Find steady-state values (i.e. $t = \infty$) by replacing the capacitor with an open circuit. ($L \rightarrow$ short circuit)
- (3) Kill all independent sources. Remove C (or L) and replace it with a constant voltage source V . Find the current thru this voltage source. (I)




$$V_c(0) = \frac{V_c(0)}{k-1}$$




$$\left. \begin{aligned} V &= kV_c - V_c \\ V_c &= -kI \end{aligned} \right\} V = -(k-1)RI$$

$$R_{TH} = \frac{V}{I} = -(k-1)R$$

Muller Sweep Generator




At $t=0^-$ switch is closed. The circuit is at s.s. $\therefore C$ is open.



TR is OFF.
 $V_0(0^-) = V_S$
 $V_c(0^-) = V_S$

At $t=0^+$ open the switch:



$$V_{BE} = -V_S < V_0$$

$$V_{BE}(0^+) = V_S - \frac{V_S}{R_B + R_C} R_B > V_0 \text{ has to be satisfied}$$

\Rightarrow TR is ACT

TR can't be SAT

$$V_0(0^+) = V_c(0) + V_0 = V_S + V_0$$


$$V_0(\infty) = V_S - R_C \beta F i_b(\infty)$$

$$V_0(\infty) = V_S - R_C \beta F \frac{V_S - V_0}{R_B} \ll 0 \text{ has to be satisfied}$$



$$i_b(t) = \frac{V_S - V_0}{R} + i_q(t) \leftarrow \text{not constant}$$

Since $\beta F i_b$ depends on i_q
 To find τ :



$$V = R_C(I - \beta F i_b)$$

$$i_b = -I \Rightarrow V = R_C(I + \beta F I)$$

$$R_{TH} = \frac{V}{I} = R_C(\beta F + 1)$$

For $0 \leq t < T_s$

$$V_{out}(t) = V_s - \frac{R_c \beta}{R_B} (V_s - V_o) + \left[V_s + V_o - V_s + \frac{R_c \beta}{R_B} (V_s - V_o) \right] e^{-t / \tau_1}$$

$V_{out}(T_s) = 0$

$$T_s = \tau_1 \ln \left[1 - \frac{V_s + V_o}{\frac{R_c \beta}{R_B} (V_s - V_o) - V_s} \right]$$

X terms are considered as negligible under the assumptions:


$V_s \gg V_o$
 $\frac{R_c \beta}{R_B} \gg 1$

$$\approx \tau_1 \ln \left[1 - \frac{1}{\frac{R_c \beta}{R_B}} \right] \approx \frac{\tau_1 R_B}{R_c \beta}$$

$\frac{T_s}{\tau_1} = \frac{R_B}{R_c \beta} \ll 1 \Rightarrow$ sweep is almost linear.
 (τ is much greater than sweep time)

$$T_s = \frac{R_c C (\beta + 1) R_B}{R_c \beta}$$


$\approx R_B C$ if β is large, sweep time doesn't depend on transistor parameters.



At T_1 switch closes.


$V_c(T_s) = -V_o = V_c(T_1)$

For $t \geq T_1$




At $t = T_1^+$ TR is REFACT, but since 'C' charges thru R_c and the switch TR will immediately be OFF.

recovery time must be very short, so a modification is required:




When S is closed, C charges thru R_c , T2 and the switch. BE junction of T2 makes D OFF, T2 is ACT, T1 is OFF.

Model at recovery time:



$i_{b2}(t) = \frac{V_s - V_o - V_c(t)}{R_c}$

So $\beta_2 i_{b2}$ is dependent current source.



$V = -R_c i_{b2}$

$I = -(\beta_2 + 1) i_{b2}$

$R_{TH} \triangleq \frac{V}{I} = \frac{R_c}{\beta_2 + 1}$




$\beta_2 + 1$ times

$\tau = \frac{R_c C}{\beta_2 + 1}$ ← this is smaller than old $\tau_2 (R_c C)$

When S is open: D is ON, T2 OFF, T1 ACT

MT1 SUBJECTS ↑

Example:




$t = 0^-$ C open.

$V_{in}(0^-) = 2V$,

$I_2 = 10mA$.

Assume D_1 ON, D_2 ON




$i_{D2}(0^-) = 5mA > 0V$

$i_{D1}(0^-) = I_2 - i_{D2}(0^-) + \frac{2}{0.1k}$
 $= 25mA > 0V$

$\therefore V_o(0^-) = V_c(0) = 0V$.

$t = 0^+$: $V_2 = -2V$, $I_2 = 4mA$, $V_c(0) = 0V$.



Assume D_1 OFF, D_2 OFF

$V_{D1}(0^+) = -2 + (0.1k)(4mA)$
 $= -1.6 < 0V$

$V_{D2}(0^+) = V_{D1}(0^+) = -1.6V < 0V$

$t > 0$:

$V_o(t) = \frac{1}{C} \int_0^t 1mA dz = 10^3 t$

$V_{D1}(t) = -1.6V \rightarrow D_1$ always OFF


$V_{D2}(t) = -1.6 - V_o(t) \rightarrow D_2$ always OFF.

$V_o(6msec) = 6V = V_c(6msec)$

$t = 6^+ msec$

$V_2 = 2V$.

$I_2 = 105mA$.



Assume D_1 ON, D_2 OFF.

$i_{D1}(6^+) = 105 + \frac{2}{0.1k}$
 $= 125mA > 0V$

$V_{D2}(6^+) = -6V < 0V$

$t > 6msec$

$V_{out}(t) = 6 - \frac{1}{C} \int_{6ms}^t 100mA dz = 6 - 10^5(t - 6msec)$

$i_{D1}(t) = 125mA$ constant \Rightarrow always ON.

$V_{D2}(t) = -V_o(t)$

When $V_o(t) = 0$ D_2 will be ON

$V_o(t_1) = 0 = 6 - 10^5(t_1 - 6msec)$


$t_1 = 6msec + \frac{6}{10^5} sec = 6.06msec$

At $t = 6.06^+ msec$ replace D_2 with short circuit and find the state of D_1 :



D_1 will be OFF. (Show that it will not be OFF)

0604B2

Current Sweep Generators




At $t=0^-$: the circuit is at steady state. $\therefore L$ is short





$i_L(0) = 0$

At $t=0^+$:




TR is SAT, at $t=0^+$

$\tau_1 = \frac{L}{R_L}$



$i_L(0) = 0$
 $i_L(\infty) = \frac{V_s}{R_L}$




$i_L(t) = \frac{V_s}{R_L} + \left[-\frac{V_s}{R_L} \right] e^{-t/\tau_1}$

$i_L(T_s) = \frac{V_s}{R_L} (1 - e^{-T_s/\tau_1})$

$\beta_F i_b > i_L(t) \quad 0 < t < T_s \quad \leftarrow \text{must be satisfied}$

$\beta_F i_b > i_L(T_s) \Rightarrow \text{TR is SAT} \quad 0 < t < T_s$




$V_C = V_s + V_D + R_1 i_L(T_s) > 0$



$i_L(T_s) \checkmark$
 $i_L(\infty) = -\frac{V_D}{R_L + R_1} \quad (*)$

$\tau_2 = \frac{L}{R_L + R_1}$

When $i_L(T_s) = 0 \Rightarrow i_D = 0 \Rightarrow D$ is OFF



When D is OFF $i_D(t) = 0$


$\therefore V_L(t) = L \frac{di_L(t)}{dt} = 0 \Rightarrow L$ is short.

130482

LOGIC GATES

We have two levels of signals.

- logical '0' (low level 'L') signals
- " '1' (high level 'H') signals



Symbols for gates:


- ① Inverter
- ② OR gate
- ③ AND gate
- ④ NOR gate
- ⑤ NAND gate

Specifications for logic gates

(1) Compatibility: Two gates are compatible if their voltage (or current) levels match.

Definitions: V_{OLmax} = max. output low level signal.
 V_{OHmin} = min. output high level signal.

(2) Max. fan out: max. number of similar gates that can be connected to the output of a gate.



(3) Noise Margins: Gives the tolerance for noise.

- LNM: "low noise margin"
- HNM: "high noise margin"

(4) Power consumption: is important when the number of gates used are high.

Classification of integration:

(1) SSI "Small scale integration"

1 chip = max. 4 gate (20-40 components)

(2) MSI "Medium scale integration"

1 chip = 20-40 gate

(3) LSI "Large scale integration"


1 chip = 100-1000 gate

(4) VLSI "Very large scale integration"


1 chip → 200 000 Transistors

(5) Power Supply: number and value of the power supply needed.

(6) Speed: max. allowable input frequency.




OFF → ACT:



$$V_{BE} = \frac{V_1 + V_0 + V_B}{R_2 + R_3}, R_3 - V_B = V_0$$

$$V_1 = \frac{R_2 + R_3}{R_3} (V_B + V_0) - V_B - V_0$$


ACT → SAT:



$$i_{CSAT} = \frac{V_S}{R_L}$$


$$\beta i_L = \beta \left[\frac{V_2 + V_0 - V_0}{R_2} - \frac{V_0 + V_B}{R_3} \right] = i_{CSAT}$$

$$V_2 = \frac{R_2 i_{CSAT}}{\beta} + \frac{R_2 (V_0 + V_B)}{R_3} - V_0 - V_0$$



with some load:

$$I_{CSAT} = NI_D + \frac{V_S}{R_L}$$




t_{pd} (HL) propagation delay from high to low

t_{pd} (LH): propagation delay from low to high

t_f : fall time
 t_r : rise time

160482


Diode Transistor Logic



A	B	D ₁	D ₂	V _O
H	H	OFF	OFF	H
H	L	OFF	ON	L
L	H	ON	OFF	L
L	L	ON	ON	L

AND Gate


the diode with the smallest input is ON the other is OFF



A	B	D ₁	D ₂	V _O
L	L	OFF	OFF	L
L	H	OFF	ON	H
H	L	ON	OFF	H
H	H	ON	ON	H


OR Gate

the diode with largest input is ON, the other one is OFF



≡ NAND Gate

in catalogs:



must be:
 $V_{OHmin} > V_{ILmin}$
 $V_{OLmax} < V_{IHmax}$
For cascade connection


noise margin :





(HNM) High noise margin : $V_{OHmin} - V_{IHmin}$

(LNM) low noise margin : $V_{ILmax} - V_{OLmax}$


ideal gate characteristic





achievement to ideal characteristics :



drawback of this configuration - (too small) $\approx 0.6V$ threshold
to overcome this, substitute D_2 with a Zener :




High Threshold logic (HTL)




Exercises :

Obtain the max. fan outs of these gates with $\beta = 50$, $V_o = 0.6V$, $V_{CESAT} = 0.2V$.

Transistor-transistor logic (TTL)



Let $U_{in} = 4V$ (high) : T_1 REVACT, T_2 SAT :




$\beta_r \approx 0.02$

$\bar{i}_b = \frac{V_s - 2V_o}{R_1} \approx \bar{i}_{b2}$



When input is reduced to zero, T_1 can't be SAT, due to base-emitter capacitor of T_2 . (T_1 ACT)

$V_{CE1} = 0.6V$, $i_{b1} > 0 \Rightarrow T_1$ ACT



BE_2 capacitor discharges thru, constant current source $\beta_F \bar{i}_{b2}$
When $V_{CE1} = 0V$, T_1 becomes SAT
 T_2 OFF


Integrated Circuit DTL NAND gate




When input high : D_2 OFF, T_1 ACT, D_1 ON, T_2 SAT

When input low : D_2 ON, T_1 OFF, D_1 OFF, T_2 OFF

⊗ A and/or B are low T_1 SAT, T_2 OFF, T_4 OFF, T_3 ACT, D ON




TR SAT $V_C = 0$ initially.
because of C, propagation delay (rise time) increase.
when T_2 OFF, C charges.




To prevent that disadvantage, we put an emitter follower to the collector of T_2 .

IC - TTL GATE



⊙ A, B high ; T_1 REACT, T_2 SAT, T_4 SAT, T_3 OFF, D OFF


$V_{E3} = V_{CE SAT4} + V_D$
 $V_{B3} = V_{O4} + V_{CE SAT2}$
 To have T_3 OFF, $V_{B3} < V_{E3} + V_{O3}$
 $V_{O4} + V_{CE SAT2} < V_{CE SAT4} + V_D + V_{O3}$





$I_{B2} = (1 + \beta_2) I_{B1}$ $\beta_2 \approx 0.02$
 $\cong I_{B1}$
 To have T_2 SAT:
 $\beta_2 I_{B2} > I_{C2} \Rightarrow \beta_2 I_{B1} > I_{C2}$
 choosing β_2 properly, satisfy:
 $\beta_2 \frac{V_S - 3V_0}{R_B} > \frac{V_S - V_0}{R_1}$

T_1 SAT: $\beta_4 (I_{C2} + I_{B2} - \frac{V_0}{R_2}) > I_L$
 $\beta_4 (\frac{V_S - V_0}{R_1} + I_{B1} - \frac{V_0}{R_2}) > I_L$


$N \cong 10 \Rightarrow 16 \mu A$
 sink current $\neq 16 \mu A$



$I_{B3} = \frac{V_S - V_0 - V_D - V_0}{R_1}$
 $I_L = (\beta_3 + 1) I_{B3}$ (because T_3 ACT)
 $= \frac{\beta_3 + 1}{R_1} (V_S - V_0 - V_D - V_0)$
 $\tau = \frac{R_1 C_L}{\beta_3 + 1}$





Tri-state stage.





MIDTERM 2
 14/5/82
 230482

CMOS logic family =

MOSFET (Metal Oxide Semiconductor field effect Transistor)



between Gate and Substrate, there is a capacitor (Due to insulation) $\cong 5 \text{ pF}$
 \Rightarrow DC gate current is zero.




Modes of operation : (for n-channel MOSFET)

(1) Cut off : $V_{GS} < V_{Tn}$, $I_D = I_S = 0$




(2) Non-sat : $V_{DS} \leq V_{GS} - V_{Tn}$

$$I_D = I_S = K_n \left[(V_{GS} - V_{Tn}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$



(3) Sat : $V_{DS} > V_{GS} - V_{Tn}$

$$I_D = I_S = \frac{K_n}{2} (V_{GS} - V_{Tn})^2$$





Modes of operation (for p-channel MOSFET)

(1) Cut off : $V_{SG} < V_{Tp}$, $I_D = I_S = 0$


(2) Non-sat : $V_{SD} \leq V_{SG} - V_{Tp}$

$$I_D = I_S = K_p \left[(V_{SG} - V_{Tp}) V_{SD} - \frac{V_{SD}^2}{2} \right]$$


(3) Sat : $V_{SD} > V_{SG} - V_{Tp}$, $I_D = I_S = \frac{K_p}{2} (V_{SG} - V_{Tp})^2$



MOSFET inverter :



some Resistors in IC's covers very large area; they don't use R, instead, they use a second MOSFET behaving like a resistor.



generally, substrates are connected to smallest voltage level in the circuit (for n-type) for p-type: greatest voltage level.

$$V_{GS2} = V_{DS2}$$

$$V_{DS2} > V_{GS2} - V_{Tn2}$$

$$\Rightarrow T_2 \text{ SAT.}$$

$$I_{D2} = \frac{K_{n2}}{2} (V_{GS2} - V_{Tn2})^2$$

(1) $U_{in} = V_{GS1} < V_{Tn1} \Rightarrow T_1 \text{ OFF} = I_{D1} = I_{D2} = 0$

$$I_{D2} = \frac{K_{n2}}{2} (V_{GS2} - V_{Tn2})^2 = 0 \Rightarrow$$

$$V_{GS2} = V_{Tn2}$$

$$V_{DS2} = V_{Tn2}$$


$$\therefore U_o = V_S - V_{DS2}$$

$$= V_S - V_{Tn2}$$

(2) $U_{in} > V_{Tn1}$

$$I_{D2} = \frac{K_{n2}}{2} (V_{GS2} - V_{Tn2})^2 = \frac{K_{n2}}{2} (V_{DS2} - V_{Tn2})^2$$

$$= \frac{K_{n2}}{2} (V_S - U_o - V_{Tn2})^2$$



if $V_o > V_s - V_{Tn2}$,

$$V_{DS2} = V_s - V_o$$

$$\therefore V_{DS2} < V_s - (V_s - V_{Tn2}) = V_{Tn2}$$


$$V_{GS2} < V_{Tn2} \Rightarrow T_2 \text{ OFF} \therefore I_{D2} = 0$$

$$(1) V_{in} = 0 \quad V_{in} = V_{GS1} < V_{Tn} \Rightarrow T_1 \text{ OFF}$$

$$\therefore I_{D1} = 0$$

$$I_{D2} = 0$$

$$V_{SG2} = V_s - V_{in} = V_s > V_{Tp} \begin{matrix} \nearrow \text{SAT} \\ \searrow \text{NON-SAT} \end{matrix}$$



$$\therefore V_{SD2} = 0$$

$$V_o = V_s - V_{SD2}$$


$$\boxed{V_o = V_s}$$

$$(2) V_{in} = V_s$$


$$V_{SG2} = V_s - V_{in} = 0 < V_{Tp} \Rightarrow T_2 \text{ OFF}$$

$$I_{D2} = I_{D1} = 0$$

$$V_{GS1} = V_{in} = V_s > V_{Tn} \Rightarrow T_1 \text{ NOT OFF} \begin{matrix} \nearrow \text{SAT} \\ \searrow \text{NON-SAT} \end{matrix}$$




$$\therefore V_{DS1} = 0 = \boxed{V_o = 0}$$



"For better $V_o - V_{in}$ characteristics, choose $\frac{K_{n2}}{K_{n1}}$ as small as possible"

To reduce power dissipation, they use complementary MOSFET's :

CMOS inverter



For $V_{in} = 0$, T_1 is OFF I_D is zero

" $V_{in} = V_s$, T_2 is OFF "

\therefore DC power dissipation is zero.

$$V_{in} = V_{GS1} \quad V_o = V_{DS1}$$

$$V_{in} = V_s - V_{SG2} \quad V_o = V_s - V_{SD2}$$

for T_1 OFF: ~~NON-SAT~~ $V_{in} < V_{Tn}$

" T_1 NSAT: $V_{DS1} \leq V_{GS1} - V_{Tn}$

$$V_o \leq V_{in} - V_{Tn}$$

$$\boxed{V_{in} \geq V_o + V_{Tn}}$$

for T_1 SAT : $V_{in} < V_o + V_{Tn}$

for T_2 OFF : $V_{SG2} < V_{Tp}$

$$V_s - V_{in} < V_{Tp} \Rightarrow V_{in} > V_s - V_{Tp}$$


for T_2 NSAT : $V_{SD2} \leq V_{SG2} - V_{Tp}$

$$V_s - V_o \leq V_s - V_{in} - V_{Tp}$$

$$V_{in} \leq V_o - V_{Tp}$$

for T_2 SAT :

$$V_{in} > V_o - V_{Tp}$$



in region I : T_2 NSAT, T_1 SAT


$$I_{D2} = K_p \left[\frac{(V_s - V_{in})^2}{V_{SG2} - V_{Tp}} V_{SD2} - \frac{(V_s - V_o)^2}{2} \frac{V_{SD2}}{V_{SD2}} \right]$$

$$= \frac{K_{n2}}{2} \frac{[V_{GS1} - V_{Tn}]^2}{(V_{in})}$$

region II : T_1 SAT, T_2 SAT :

$$\frac{K_p}{2} (V_{SG2} - V_{Tp})^2 = \frac{K_n}{2} (V_{GS1} - V_{Tn})^2$$

$$\frac{K_p}{2} (V_s - V_{in} - V_{Tp})^2 = \frac{K_n}{2} (V_{in} - V_{Tn})^2$$




$$\sqrt{K_p} (V_s - V_{in} - V_{Tp}) = \sqrt{K_n} (V_{in} - V_{Tn})$$

$$V_{in} = \frac{\sqrt{K_p} V_s - \sqrt{K_p} V_{in} + \sqrt{K_n} V_{Tn}}{\sqrt{K_n} + \sqrt{K_p}}$$


If $V_{Tn} = V_{Tp}$, $K_n = K_p \Rightarrow V_{in} = \frac{V_s}{2}$

Advantages of CMOS over TTL :



1. Transfer characteristic is closer to ideal.
2. Noise margins are higher.
3. DC fanout unlimited.
4. DC power dissipation is zero.



AC working :






∴ Average dissipated power increases with increasing input frequency.



$P_{AV} = C_L V_s^2 f$ ∴ 1. AC fanout limited
2. Input frequency limited


$V_{BE(SBS)} \cong 100 V$

EMITTER COUPLED LOGIC (ECL)



$U_i > V_R \Rightarrow T_1 \text{ ACT, } T_2 \text{ OFF}$

$U_i < V_R \Rightarrow T_1 \text{ OFF, } T_2 \text{ ACT}$



A · B	T ₁ '	T ₁	T ₂	T ₃	T ₄	Q ₁	Q ₂
L L	OFF	OFF	ACT			L	H
L H	ACT	OFF	OFF			H	L
H L	OFF	ACT	OFF			H	L
H H	ACT	ACT	ACT			H	L

ACT

OR NOR

Transfer characteristics :

OR : V_{Q1} vs. V_A
 T_1 ACT, T_2 OFF
 $V_A = H > -1.175V$

Assume $i_{b3} = 0 \Rightarrow V_{b3} = 0V \Rightarrow V_{Q1} = -0.6V$

$$i_{e3} = (-0.6 + 5.2) / 1.5K = \frac{4.6}{1.5} = 3.067 \text{ mA}$$

$$\Rightarrow i_{b3} = \frac{3.08}{101} = 0.031 \text{ mA}$$

$$V_{B3} \approx 0.3K \cdot 0.03 \text{ mA} = 0.009V$$

$$V_{Q1} = -0.609 \approx -0.61V$$

$V_A = L < -1.175$ T_1 OFF T_2 ACT


$$I_E = \frac{-1.175 - 0.6 + 5.2}{1.18} \approx 2.9 \text{ mA}$$

$$i_{e2} \approx 2.9 \text{ mA}$$

Assume $i_{b3} = 0$

$$V_{B3} = -(0.3K)(2.9 \text{ mA}) = -0.87V$$

$$V_{Q1} = -1.41V$$




$$N.M. = V_{OH} - V_{IH} = -0.61 - (-1.175) = 0.5V$$

$$N.M. = V_{OL} - V_{OL} = -1.17 - (-1.41) = -0.3V$$

NOR : V_{Q2} vs. V_A

$V_A = L$ T_1 OFF, T_2 ACT

Assume $V_{B4} = 0 \Rightarrow V_{Q2} = -0.6V$ $V_{Q2} \approx 0.61V$




when $V_A \approx -0.35V$
 T_1 is SAT.

$$V_{Q2} = V_A - 0.6 - 0.6$$

REGENERATIVE CIRCUITS

are circuits in which there is a positive feedback and the loop gain is greater than unity.



$$V_o = A V_{in}$$

$$V_{in} = \beta V_o$$

$$V_{in} = A\beta V_{in}$$

$$A_L = A\beta$$

$\beta > 0$

Loop gain (A_L) = is the incremental gain from ① to ②

$$A_L = \frac{dV_{in}}{dV_{in}}$$

For some time "t₁" let $V_{in} = V_1 \Rightarrow V_o = AV_1$

$$V_{in} = A\beta V_1 \Rightarrow V_o = A^2\beta V_1$$


$$V_{in} = A^2\beta^2 V_1 \dots$$

Case 1 : $A\beta > 1 \Rightarrow V_o$ and V_{in} increases


\therefore the circuit is unstable.

Case 2 $A\beta < 1 \Rightarrow V_o = V_{in} = 0$


\therefore the circuit is stable.




voltage comparator:



C40582





Regenerative Comparator



$$A_L = \frac{d u_{in}'}{d u_{in}}$$

$$u_{in}' = u_o + V_R = f(u_{in}) + V_R \Rightarrow A_L = \frac{df}{d u_{in}}$$

$$A_L = \begin{cases} 0 & \text{for } u_{in} > V_1/A \\ A \gg 1 & \text{for } -V_1/A < u_{in} < V_1/A \\ 0 & \text{for } u_{in} < -V_1/A \end{cases}$$



$$V_A = \frac{u_o R_1}{R_1 + R_2} \quad \text{Since } u_o \text{ is bounded, } V_A \text{ is also bounded.}$$

$$\text{Assume } u_{in} = -\infty \Rightarrow e = \infty \Rightarrow u_o = V_1 \Rightarrow V_A = \frac{V_1 R_1}{R_1 + R_2}$$


Increase $u_{in} \Rightarrow e$ decreases.

$u_o = V_1$ until 'e' becomes V_1/A


$$e = V_A - u_{in}' = \frac{V_1 R_1}{R_1 + R_2} - u_{in}' = \frac{V_1}{A}$$

$$u_{in}' = K V_1 - \frac{V_1}{A} = \frac{AK - 1}{A} V_1 \triangleq V_R$$

Since at S_1 and S_2 the loop gain is less than unity, S_1 and S_2 are stable solutions. But at S_3 the loop gain is greater than one, therefore S_3 is an unstable solution.



Case III $AK > 1$



Assume $v_{in} = \infty \Rightarrow e = -\infty \Rightarrow v_o = -v_1$

$$v_A = \frac{-v_1 R_1}{R_1 + R_2}$$

Decrease $v_{in} \Rightarrow e$ increases

$v_o = -v_1$ for $e < -v_1/A$


$$e = v_A - v_{in} = \frac{-v_1 R_1}{R_1 + R_2} - v_{in} = -\frac{v_1}{A}$$

$$v_{in} = -\frac{(AK-1)}{A} v_1 \triangleq -v_R$$

For $-\frac{v_1}{A} < e < \frac{v_1}{A}$ Amplifier is Active

$$v_o = A(v_A - v_{in}) = A\left(\frac{v_o R_1}{R_1 + R_2} - v_{in}\right)$$

loop gain ? :



$$A_L \triangleq \frac{dv_2}{dv_1}$$


$$v_2 = \frac{R_1}{R_1 + R_2} v_o = \frac{R_1 A v_1}{R_1 + R_2}$$

$$A_L = \frac{R_1 A}{R_1 + R_2} = AK$$



$$v_R = \frac{(AK-1)v_1}{A}$$

In Region I and III $A_L = 0$, In region II $A_L = AK \gg 1$

Case I $AK < 1$





Case II $AK = 1$



For $-v_R < v_{in} < v_R$ we have 2 stable outputs (S_1 and S_3) and one unstable output (S_2)


for $AK > 1$:





$$\frac{\beta(V_S - V_0)}{R_C + R_B} > \frac{V_S}{R_C} \Rightarrow T \text{ SAT}$$


Loop gain: Kill all independent sources (DC)
 T_1 and T_2 have to be ACT.



Bistable Multivibrator :




is a closed loop regenerative system having two stable states.

example :



$$v_o = v_{in}$$

Since for $V_A < v_i < V_B$ both inverters are ACT, and assuming that the loop gain greater than one, S_3 cannot be stable solution. We have two stable solutions.



- ① Measure Z_x (impedance at x)
- ② Terminate x_1 with Z_x

$$i_1 = i_{b2}$$

$$i_{b1} = - \frac{\beta i_1 R_C}{R_B + R_C}$$

$$i_2 = \frac{\beta^2 R_C^2 i_1}{(R_B + R_C)^2}$$



$$A_L = \frac{di_2}{di_1} = \left(\frac{\beta R_C}{R_B + R_C} \right)^2 > 1$$

$$\frac{\beta R_C}{R_B + R_C} > 1$$

To switch the output from S_1 to S_2 , we need some external force. This action is called triggering.

discrete bistable multivibrator (two transistor inverters)

Triggering: Apply current pulses to the base of the OFF transistor.





We must have 2 stable states and $A_L > 1$

- Stable states :
- 1) T_1 OFF, T_2 SAT
 - 2) T_1 SAT, T_2 OFF

Pulse Generators

Collector coupled monostable multivibrator



Has 2 states :

- 1) Stable state
- 2) Quasi stable (pulse) state

$t = 0^-$, the circuit is at steady state (i.e. stable state)



C open. Assume T_2 SAT; T_1 OFF

$$U_{C1}(0) = V_0 - V_S$$

At $t = 0$, trigger is applied.

T_1 SAT, T_2 OFF.

Triggering from collectors :



$$U_{O1}(t) = 0$$


$$U_{O2}(t) = \frac{(V_S - V_0) R_2}{R_{C2} + R_2} + V_0 \triangleq V_1$$

$$U_{B2}^-(0^+) = U_{C1}(0) = V_0 - V_S$$

$$U_{B2}^-(\infty) = V_S$$

$$\tau = R_1 C$$

R	S	D ₁	D ₂	Y _{n+1}
0	1	ON	OFF	0
1	0	OFF	ON	1
1	1	OFF	OFF	Y _n
0	0			not used



Check that T_2 is SAT:

$$I_{c2} = \frac{V_s}{R_{c2}}$$

$$I_{b2}(T^+) = \frac{V_s - V_0}{R_1} + \frac{V_s + 2V_0}{R_{c1}}$$

$$I_{b2}(\infty) = \frac{V_s - V_0}{R_1}$$

$$\beta I_{b2} > I_{c2}$$

$$\beta I_{b2}(\infty) > I_{c2} \Rightarrow T_2 \text{ SAT.}$$

$$\boxed{\beta \frac{(V_s - V_0)}{R_1} > \frac{V_s}{R_{c2}}}$$

$$U_{B2}(t) = V_s + [V_0 - 2V_s] e^{-t/\tau}$$

$$U_{B2}(T) = V_s + [V_0 - 2V_s] e^{-T/\tau} = V_0$$

$$T \approx \tau \ln 2 \approx 0.7\tau$$

$$U_C(T) = U_{B2}(T^-) = V_0$$

At $t=T$, regenerative switching occurs and T_1 is OFF
 T_2 is SAT

$0 < t < T$ T_1 SAT check:

$$I_{b1} = \frac{V_s - V_0}{R_{c2} + R_2} \quad I_{c2}(t) = \frac{V_s}{R_{c1}} + \frac{2V_s - V_0}{R_1}$$


$$I_{c2}(\infty) = \frac{V_s}{R_{c1}}$$

$$\beta I_{b1} > I_{c2 \text{ SAT}}$$

$\beta I_{b1} > I_{c2}(0^+)$ must be.

$$\boxed{\beta \left(\frac{V_s - V_0}{R_{c2} + R_2} \right) > \frac{V_s}{R_{c1}} + \frac{2V_s - V_0}{R_1}}$$

For $t > T$:



$$U_{B2}(t) = V_0$$

$$U_{C2}(t) = 0$$


$$U_{B1}(T^+) = V_0 - V_C(T) = 0$$

$$U_{B1}(\infty) = V_s$$


$$\tau_1 = R_{c1}C$$

11.5.82

An astable multivibrator using a regenerative Comparator



Loop gain calculation:



Since switching takes place in very short time, the voltage on 'C' will not change \therefore it is short ckt.



$$z_2 = -\beta_1 z_{b1} \quad z_{b1} = -\frac{\beta_2 z_{b2} R_{C2}}{R_2 + R_{C2}} \quad z_{b2} = z_1$$

$$z_2 = \frac{\beta_1 \beta_2 R_{C2} z_1}{R_2 + R_{C2}} \quad \boxed{A_L = \frac{\beta_1 \beta_2 R_{C2}}{R_2 + R_{C2}} > 1}$$


must be satisfied.

exercise: The SAT conditions of the transistors will also give the above inequality.


To decrease the recovery time of V_{01} :




$$A_L = \frac{A/R_1}{R_1 + R_2} = AK > 1 \Rightarrow$$



Suppose monostable at S.S. \Rightarrow C open.




Assume at $t=0$, $V_C(0) = 0$, $V_0(0) = V_1$



$$V_{in}(t) = V_1 - V_1 e^{-t/\tau}$$

When $V_{in}(t_1) = V_R \Rightarrow V_0 = -V_1$

$$t_1 = \tau \ln \frac{V_1}{V_1 - V_R}$$




$$V_{in}(t_1^+) = V_R$$

$$V_{in}(\infty) = -V_1$$

$$V_{in}(t) = -V_1 + (V_1 + V_R) e^{-(t-t_1)/\tau}$$

When $V_{in}(t_2) = -V_R \Rightarrow V_0(t_2) = V_1$

$$t_2 = t_1 + \tau \ln \frac{V_1 + V_R}{V_1 - V_R}$$



For $t > t_2 \Rightarrow$

$$V_{in}(t_2^+) = -V_R$$

$$V_{in}(\infty) = V_1$$

$$V_{in}(t) = V_1 - (V_R + V_1)e^{-(t-t_2)/\tau}$$

When $V_{in}(t_3) = V_R$

$$V_o(t_3) = -V_1$$


$$t_3 = t_2 + \tau \ln \frac{V_1 + V_R}{V_1 - V_R}$$

At $t = t_3$ we have the same conditions as $t = t_1$
 \therefore the waveforms will repeat

$$\text{PERIOD} = 2RC \ln \frac{V_1 + V_R}{V_1 - V_R}$$





$$T = t_3 - t_1 = 2(t_2 - t_1)$$

$$V_R \approx kV_1 \quad k = \frac{R_1}{R_1 + R_2}$$



CMOS Monostable Multivibrator

$t = 0^+ : V_{o1}(0^+) = 0$ (due to trigger)



Assume the voltage drop across R_{o1n} is negligible.

$V_{in2}(0^+) \cong 0 (V_c(0)) \Rightarrow V_{o2}(0^+) = V_s$

$V_{in2}(t) = V_s - V_s e^{-t/\tau_1}$

$V_{in2}(t_1) = V_s - V_s e^{-t_1/\tau_1}$

$t_1 = \tau_1 \ln 2 = 0.7\tau_1$

$V_c(t_1) = V_{in2}(t_1) = \frac{V_s}{2}$

For $t > t_1$

At $t = t_1^+$ V_{o1} is H $\Rightarrow V_{in2}(t_1^+) = V_c(t_1^+) + V_{o1}(t_1^+) > V_s$

\therefore protection diode D_1 of gate 2 is ON.

$t = 0^-$: the circuit is at stable state C is open.


$V_{in2}(0^-) = V_s$

$\therefore V_{o2}(0^-) = 0$

$V_{o1}(0^-) = V_s$

$V_c(0^-) = 0$

$V_{o1}(0^-) = V_{TR}(0^-) + V_{o2}(0^-) = V_s$



$V_{in2}(t_1^+) = V_s + V_D$

$V_{o1}(t_1^+) = V_{in2}(t_1^+) - V_c(t_1) = \frac{V_s}{2} + V_D$

$V_{o1}(\infty) = V_s$

$V_{in2}(t) = V_s + V_D$

$i_R = \frac{V_D}{R}$


$i_c(t) = i_R + i_D$

At steady state $i_c = 0 \therefore$ for some time $t = t_2$,

$i_c(t_2) = i_R$

\Rightarrow at $t = t_2$ D_1 will be OFF


For $t > t_2$:





$V_{o1}(\infty) = V_s$

$V_{in2}(\infty) = V_s$

$\tau_3 = C(R_{otp} + R)$



CMOS V_s astable multivibrator



Assume $V_c(0) = 0$ and $V_1(0) < \frac{V_s}{2} \Rightarrow V_2(0) = 0$
 $V_3(0) = V_s$

$V_3 = V_s$

$V_4(0) = V_c(0) = 0$

$V_4(t) = V_1(t)$



so $V_1(0) = 0$

$V_1(\infty) = V_s \quad \tau_1 = R_1 C$

$V_1(t) = V_s - V_s e^{-t/\tau_1}$

$V_1(t_1) = \frac{V_s}{2} = V_s - V_s e^{-t_1/\tau_1}$

$t_1 = \tau_1 \ln 2 \approx 0.7 \tau_1$




At $t = t_1^+$, $V_2(t_1^+) = V_s$
 $V_3(t_1^+) = 0$

$V_c(t_1) = V_4 = \frac{V_s}{2}$

For $t > t_1$, $V_4(t_1^+) = \frac{3V_s}{2} \Rightarrow D_1 \text{ ON}$

assume diodes are ideal.



$V_4(t) = V_s$

$V_4(\infty) = V_s \frac{R_1}{R_1 + R_2} \triangleq V_1$

$V_4(t) = V_1 - \left(\frac{3V_s}{2} - V_1\right) e^{-(t-t_1)/\tau_2}$ $\tau_2 = (R_1 || R_2)C$


$V_4(t_2) = V_s$

$t_2 = t_1 + \tau_2 \ln \frac{(3V_s/2 - V_1)}{V_s - V_1}$

$i_{b1}(t_2) = 0$

$\therefore D_1 \text{ OFF}$

$V_c(t_2) = 0$



$V_4(t) = V_1(t)$

$V_4(t_2^+) = V_s$

$V_4(\infty) = 0$


$\tau_1 = R_1 C$

$V_4(t) = V_s e^{-(t-t_2)/\tau_1}$

$t_3 = t_2 + \tau_1 \ln 2$

$V_c(t_3) = V_4(t_3^-) - V_s = -\frac{V_s}{2}$

for $t > t_3$:



$V_4(t_3^+) = V_c(t_3) = -\frac{V_s}{2}$


$\therefore D_2 \text{ is ON}$

$V_4(\infty) = \frac{V_s R_2}{R_1 + R_2} \triangleq V_B$

$\tau_2 = (R_1 || R_2) C$
 $V_4(t) = V_B + \left(\frac{V_s}{2} + V_B\right) e^{-(t-t_3)/\tau_2}$

$V_4(t_4) = 0 \Rightarrow t_4 = t_3 + \tau_2 \ln \frac{V_B + V_s/2}{V_B}$

For $t > t_4$, $D_2 \text{ OFF}$:



$V_c(t_4) = V_4(t_4^-) = 0$

$V_4(t) = V_1(t)$

$V_4(t_4^+) = 0$

$V_4(\infty) = V_s$

$\tau = R_1 C$

STARTING POINT



b)

Q12 (last distributed exercises)

$\beta = 30$

$V_D = 0.6$

i_1 is the trigger



a) the stable states are = ?

1. T1 SAT, T2 SAT
2. T1 OFF, T2 OFF

$i_1 = i_{b2}$

$i_{b1} = \beta i_{b2}$


$i_2 = \beta^2 i_{b2} = \beta^2 i_1$

$A_L = \beta^2 = 900$

b) loop gain ?

c) T1 SAT, T2 SAT \rightarrow T1 OFF, T2 OFF
 $i_1 = ?$

a) T1 SAT, T2 SAT ? ($i_1 = 0$)



$i_{c1} = \frac{5 - 0.6}{2} = 2.2 \text{ mA}$


$i_{c2} = \frac{5 - 0.6}{2} = 2.2 \text{ mA}$

$i_{b1} = i_{c2} - 0.6 = 1.6 \text{ mA}$


$i_{b2} = i_{c1} - 0.6 = 1.6 \text{ mA}$

$\beta i_{b1} > i_{c1}$
 $\beta i_{b2} > i_{c2}$ } TR's are SAT.

T1 OFF, T2 OFF =



$V_{EB1} = 0 < 0.6$
 $V_{EB2} = -5 < 0.6$
 \therefore T1 OFF, T2 OFF



Find i_1 for which both transistors are active.

$i_{c2} = 2.2 \text{ mA}$ independent of i_1

$i_{b1} = 1.6 \text{ mA}$ " " "

$i_{c1} = 2.2 \text{ mA}$ " " "

$i_{b2} = i_1 + 1.6 \text{ mA}$

When T2 is just ACT, $V_{CE2} = 0 \text{ V}$.


$\therefore i_{c2} = 2.2 \text{ mA}$

$i_{b1} = 1.6 \text{ mA}$

$i_{c1} = 2.2 \text{ mA}$

$\beta i_{b1} > i_{c1} \Rightarrow$ T1 remains SAT.

$i_{b1} = \frac{2.2}{30}$
 $i_1 = -2.2 + 0.6 + \frac{2.2}{30} = -1.53$



When T_1 is just ACT :

$$V_{CE1} = 0$$

$$i_{C1} = 2.2 \text{ mA}$$


$$r_{b1} = \frac{2.2}{30}$$

$$\beta i_{b2} = 0.6 + \frac{2.2}{30}$$

$$i_{b2} = \frac{1}{30} \left(0.6 + \frac{2.2}{30} \right)$$

$$i_1 = -2.2 + 0.6 + \frac{1}{30} \left(0.6 + \frac{2.2}{30} \right)$$

$$i_1 = -1.6 + 0.02 + \frac{2.2}{900}$$




T_1 becomes ACT when $V_{EB1} = 0.6 \text{ V}$.


$$\therefore \beta i_{b2} = 0.6 \text{ mA}$$

It means that $i_{b2} = \frac{0.6}{30}$

$$i_1 = 0.6 + \frac{0.6}{30} = 0.62 \text{ mA}$$




Q5




$\beta = 50$
 $V_b = 0.6$

d) T_1 OFF, T_2 OFF \rightarrow T_2 SAT, T_2 SAT
 $i_1 = ?$



$i_1 = 0.6 \text{ mA} \Rightarrow V_{BE} = 0.6$ T_2 becomes ACT.



Find V_{C1} , V_{C2} , V_{B2}

$t = 0^-$ s.s. C open.


Assume T_2 SAT, T_1 OFF

$$i_{b2} = \frac{12 - 0.6}{100} \quad i_{C2SAT} = \frac{12}{10} = 1.2 \text{ mA}$$

$\beta i_{b2} > i_{C2SAT}$; T_2 SAT.


So T_1 OFF ($V_{BE1} = 0$)

$$V_c(0) = -11.4 \text{ V}$$



$V_{C1} = 12V - 10V = 2V$
 $V_{C2} = 10V - 39.8V = -29.8V$
 $V_{B2} = 0.6V$

At $t=0^+$ if T_1 is SAT, then $V_{B2}(0^+) = -11.4V$. This forces the Zener to be ON and hence we have inconsistency.
 $\therefore T_1$ has to be ACT.



$\frac{12 - 11.4 + 7}{10} = 0.76mA$

$\frac{17}{100} = 0.17mA$

$i_c = \beta i_{b1} - i_1 = 6 - 0.76 = 5.24$

$\frac{50(12 - 0.6)}{50 \times 110} \approx 6mA$

$i_{b1} \approx 0.12mA$ Assume Zener ON. $i_z(0^+) = i_c - i_1 = 5.24 - 0.10 > 0V$
 Z ON

$V_{C2} = \frac{12 - 0.6}{110} \times 100 + 0.6 \triangleq V_A = 10.96V$

$$V_{C1}(0^+) = -V_2 - V_C(0) = -7 + 11.4 = 4.4 \text{ V}$$


$$V_{B2} = -V_2 = -7 \text{ V}$$

$$V_{C1}(\infty) = 12 - 10K \beta_{21} \frac{12 - 0.6}{110} = -39.8 \text{ V}$$

$$\tau = 10K \times 10 \text{ nF} = 100 \mu\text{sec}$$






Handwritten notes in Hindi describing the circuit's behavior and the values of the components used.



Additional handwritten notes in Hindi, including calculations and further descriptions of the circuit parameters.

Q7/



At $t=0^-$ circuit is at steady state; i.e. Open
Find the steady state values V_{o1} and V_{o2}

Assume $V_{o2}(0^-) = 0$. Check.

$$V_{o1}(0^-) = V_{o2}(0^-) \cdot 5V = 5V$$

$$V_x(0^-) = V_{o1}(0^-) = 5V$$


$$\therefore V_{in2}(0^-) = 5 \times V_x(0^-) = 0V$$

$$\therefore V_{o2}(0^-) = 5V \Rightarrow V_{o2}(0^-) \text{ is not steady state solution (stable)}$$

\therefore assume $V_{o2}(0^-) = 5V$

$V_{o2}(0^-) = 5V$ comes out to be the steady state solution.

$$V_{o1}(0^-) = \overline{5 \cdot V_{o2}(0^-)} = 0$$



At $t=0^+$, $V_{in1}(0^+) = 0$

$$V_A(0^+) = 5V$$

$$V_c(0) = \overline{V_{o2}(0^-)} - V_x(0^+) = 5V$$

Assume $V_{o2}(0^+) = 5V$


$$V_x(0^+) = V_{o2}(0^+) - V_c(0) = 0V$$

$$\therefore V_{in2}(0^+) = 5V$$

$$\therefore V_{o2}(0^+) = 0V \checkmark$$

$$V_{o1}(0^+) = \overline{V_{o2}(0^+) \cdot 5} = 5V$$

Equivalent circuit.



$$V_x(0^+) = -V_c(0) = -5V$$

$$V_x(\infty) = 5V$$

$$\tau = 1ms$$

$$V_x(t) = 5 - 10 e^{-t/\tau} \quad \tau, ms$$

$$V_x(t_1) = 2.5 = 5 - 10 e^{-t_1/\tau} \Rightarrow t_1 = \tau \ln \frac{10}{2.5} = 1.39$$




For $t = t_1^+$, $V_{in2}(t_1^+) = 0$

$$\therefore V_{o2}(t_1^+) = 5V \quad \text{and} \quad V_{o1}(t_1^+) = 0V$$

mono stable


EE 411
Exercise

Q.1.





The inverters used in the above circuit have the characteristic shown. Assuming the initial conditions $v_c(0) = 0$ and $v_x(0) = 0$ calculate and plot a few cycles of $V_x(t)$, $V_y(t)$ and $V_z(t)$ interms of R, C and E for the square wave generator shown. Find f and expression for the frequency.

ANS:





$$\begin{aligned} \tau &= RC \\ T_1 &= RC \ln 2 \\ T_2 - T_1 &= RC \ln 3 \\ T_3 - T_2 &= RC \ln 3 \end{aligned}$$

$$f = \frac{1}{2RC \ln 3}$$



Q.2.




$$V_o = 0.6v, \beta = 20$$

The NOR gate has the below truth table for $V_L < 2.5v$, $V_H > 2.5v$.


v_{in}	v_{o2}	v_{o1}
V_L	V_L	5v.
V_L	V_H	0v.
V_H	V_L	0v.
V_H	V_H	0v.

The circuit is at steady state at $t=0^-$. Find and plot $v_{o1}(t)$, $v_{o2}(t)$ and $v_B(t)$ for $t>0$.

ANS:




Q.3.




In the above monostable circuit the amplifier has the above transfer characteristic. The circuit is at steady state at $t=0^-$. At $t=0$ the triggering pulse v_{in} is applied.

- Find the loop gain.
- Find and plot $v_B(t)$ and $v_o(t)$ for $t>0$.




ANS



$$A_L = \frac{50}{1050} \times 1000$$




✓ Q.4.



In the above astable circuit assume $v_x(0) = 5V$. Find and plot a few cycles of $v_x(t)$, $v_w(t)$ for $t \geq 0$. What is the frequency?


ANS:




$$T = 109.86 \text{ s}$$

$$\tau = 100 \mu\text{s}$$

$$f = \frac{10^6}{200 \ln 3} \text{ Hz}$$





In the given monostable circuit the base-emitter breakdown voltages of the transistors are $-7V$. Then the OFF state for the transistors can be modeled as:



The circuit is assumed to be at steady state at $t=0^-$. At $t=0$ a narrow trigger pulse i_T is applied. Plot $v_{C1}(t)$, $v_{B2}(t)$ and $v_{C2}(t)$ for $t \geq 0$.



ANS:







$\beta = 50, V_o = 0.6v$

Calculate and plot $v_{o1}, v_{B1}, v_{o2}, v_{B2}$ for one cycle. What is the improvement gained as compared to the conventional astable?
Hint: Assume that T_1 and T_2 operate between OFF and SAT.





$\tau_1 = 470 \mu s, \tau_2 = 15 \mu s, \tau_3 = 23.2 \mu s.$



In the given circuit v_{in1} is the triggering pulse. The circuit is at steady state at $t=0^-$.
The truth table of the flip-flop and the characteristics of the NAND gates are given below:

gates are given below:




v_{in1}	v_{in2}	v_{o2n+1}
0	1	0
1	0	1
1	1	v_{o2n}
0	0	1



a) Show that $v_{o2}(0^-) = 0$ can not be the steady state solution

b) Find and plot $v_{o1}(t)$ and $v_{o2}(t)$ for $t \geq 0$.



ANS:





$V_0 = 0.6V, V_D = 0.6V, \beta = 200$

diodes. What is the frequency?

ANS:






For the given v_o vs v_e and for $v_e(0) = 0$ and $v_o(0) = 15V$ find and plot a few cycles of $v_e(t)$ and $v_o(t)$ indicating the states of the TRs and the




The given monostable circuit is at steady state at $t=0^-$. Using the transistor state finding algorithm show that, at steady state, T_1 is OFF, T_2 is SAT. When i_T is applied at $t=0$, T_1 is forced into SAT. Find and plot $e_o(t)$ and $v_{e1}(t)$ for $t \geq 0$.

ANS:




The monostable circuit is at steady state at $t=0^-$. At $t=0$, S is momentarily closed and opened. Find and plot $v_o(t)$ for $t \geq 0$.

ANS:




Q11/




$v_{in}(t)$ is a 50 KHz square wave of sufficient amplitude to trigger the monostable at each positive going edge. Calculate and draw one cycle of $v_{CE1}(t)$, $v_{out}(t)$, $v_{BE1}(t)$.

Hint: T_3 serves as a current source.

ANS:




Q12/




- For the given bistable circuit show that 1) T_{1SAT}, T_{2SAT} 2) T_{1OFF}, T_{2OFF} are the stable states. (i_1 is the trigger)
- Find the loop gain
- Find the value of i_1 which triggers the bistable from state (1) to (2).
- Find the value of i_1 which triggers the bistable from state (2) to (1).

c) Calculate and sketch v_0 vs i_1 .

ANS: b) $A_L = 900$ c) $i_{1c} = -(1.58 - \frac{2.2}{900}) mA$ d) $i_{1d} = 0.62 mA$




Q13/



In the given monostable S is open. At $t=0$ it is momentarily closed and opened to trigger the circuit. Determine and plot v_{C1} , v_{C2} , i_{b2} , i_L . Find the loop gain. Hint: At steady state T_1 is SAT, T_2 is OFF.

$\beta = 20$, $V_o = 0.6V$

ANS:





$A_L = 9.375$

$T_1 = 0.197 \mu s$
 $T_2 = 0.211 \mu s$
 $\tau_1 = \frac{1}{6} \mu s$

TABLE OF SIMPLIFIED COMMON
EMITTER TRANSISTOR MODELS

		CUTOFF		SATURATION		ACTIVE		REVERSE ACT	
		D(BE) OFF	D(BC) OFF	D(BE) ON	D(BC) ON	D(BE) ON	D(BC) OFF	D(BE) OFF	D(BC) ON
<p>↑ Conditions for validity</p>		$V_{BE} < V_0$ $V_{BC} < V_0$		$\beta_F I_B > I_C$ or $\beta_R I_B > I_E$		$V_{BC} < V_0$ $I_B > 0$ $(I_C > 0, I_E > 0)$		$V_{BE} < V_0$ $I_B > 0$ $(I_C > 0, I_E > 0)$	
<p>NPN</p>	<p>Model</p>								
	<p>↑ Conditions for validity</p>	$V_{EB} < V_0$ $V_{CB} < V_0$		$\beta_F I_B > I_C$ or $\beta_R I_B > I_E$		$V_{CB} < V_0$ $I_B > 0$ $(I_C > 0, I_E > 0)$		$V_{EB} < V_0$ $I_B > 0$ $(I_C > 0, I_E > 0)$	
<p>PNP</p>	<p>Model</p>								
	<p>↑ Conditions for validity</p>	$V_{EB} < V_0$ $V_{CB} < V_0$		$\beta_F I_B > I_C$ or $\beta_R I_B > I_E$		$V_{CB} < V_0$ $I_B > 0$ $(I_C > 0, I_E > 0)$		$V_{EB} < V_0$ $I_B > 0$ $(I_C > 0, I_E > 0)$	




In the above circuit the diodes are ideal, and the circuit is at steady state at $t=0^-$. Find and plot $v_{o1}(t)$ and $v_{o2}(t)$ for $t \geq 0$.

Solution:

At $t=0^-$: L is short circuit (steady state).

Assume D_1 ON, D_2 OFF




$$i_{D1}(0^-) = 12 + 1 = 13 \text{ mA} > 0 \quad \checkmark \quad \therefore D_1 \text{ is ON}$$

$$v_{D2}(0^-) = -2 \text{ V} < 0 \quad \checkmark \quad D_2 \text{ is OFF}$$

$$i_L(0^-) = 12 \text{ mA} \quad v_{o1}(0^-) = 0 \quad v_{o2}(0^-) = 2 \text{ V}$$

At $t=0^+$:

Assume D_1 OFF, D_2 ON



$$i_{2K} = 14.2 - 12 = 2.2 \text{ mA}$$

$$i_{D2}(0^+) = 2.2 - 1.2 = 1 \text{ mA} > 0 \quad \checkmark$$

$$v_{D1}(0^+) = (-2K)(2.2 \text{ mA}) = -4.4 \text{ V} < 0 \quad \checkmark$$


$$\therefore D_1 \text{ is OFF, } D_2 \text{ is ON}$$


Now, solve $v_{o1}(t)$, $v_{o2}(t)$, $v_{D1}(t)$, $i_{D2}(t)$, $i_L(t)$ for $0 \leq t < 11.475$

$$i_L(t) = 14.2 + \frac{v_{o1}(t)}{2K} \text{ mA} \quad (B) \quad i_{D2}(t) = -1.2 - \frac{v_{o1}}{2K} \text{ mA} \quad (A)$$

$$v_{D1}(t) = v_{o1}(t) \quad v_{o2}(t) = 0$$

$$v_{o1}(0^+) = -4.4 \text{ V}$$





$$\frac{12 - v_{o1}}{1K} - \frac{v_{o1}}{2K} = 14.2 \Rightarrow v_{o1}(\infty) = -1.47V$$

$$v_{o1}(t) = -1.47 + [-4.4 + 1.47]e^{-t/10} = -1.47 - 2.93e^{-t/10} \text{ V, } \mu\text{s}$$

$$= v_{o1}(t)$$

From equation (A) $i_{D2}(t) = -1.2 - \frac{v_{o1}(t)}{2} = -0.465 + 1.465e^{-t/10}$

Find which diode changes state first:
 Observe that $v_{o1}(\infty) = -1.47V < 0$. $\therefore D_1$ won't change state.

$$i_{D2}(t_2) = 0 = -0.465 + 1.465e^{-t_2/10} \Rightarrow t_2 = 10 \ln \frac{1.465}{0.465} = 11.475 \mu\text{s}$$


$\therefore D_2$ becomes OFF at $t = 11.475 \mu\text{s}$.

From equation (A) $v_{o1}(11.475) = -2.4V$

" " (B) $i_L(11.475) = 14.2 - 1.2 = 13 \text{ mA}$

Replace D_2 with the OFF model and find the state of D_1 at $t = 11.475^+ \mu\text{s}$:

Assume D_1 ON



$$i_{D1}(11.475^+) = i_L(11.475) + 1 = 14 \text{ mA} > 0 \checkmark$$

$\therefore D_1$ is ON.

$$v_{o2}(t) = 2V$$

$v_{D2}(t) = -2V < 0$ D_2 won't change state.


$$v_{o1}(t) = 0$$

$$i_{D1}(11.475^+) = 14 \text{ mA}$$







$$i_{D1}(\infty) = 13 \text{ mA}$$






$$i_{D1}(t) > 0$$

$\therefore D_1$ won't change state.




ANSWERS







$\tau = 2 \mu s$





EE 411
Exercise II



In all the below circuits the diodes are ideal.
The circuits are at steady state at $t=0^-$.





Find and plot $v_A(t)$
and $i_1(t)$ for $t \geq 0$.





Find and plot $v_o(t)$
and $i_L(t)$ for $t \geq 0$.






Find and plot $v_o(t)$
and $i_1(t)$ for $t \geq 0$.



Find and plot $v_o(t)$
and $v_A(t)$ for $t \geq 0$.





Find and plot $v_o(t)$
for $t \geq 0$.





$i(t) = 0$ for $t < 0$
 $i(t) = 10 \text{ mA}$ for $t \geq 0$



Find and plot $v_o(t)$
for $t \geq 0$.






Find and plot $i_R(t)$ and $v_o(t)$ for $t \geq 0$. (2)





Find and plot $v_o(t)$ and $i(t)$ for $t \geq 0$.





Find and plot $v_o(t)$ and $i_o(t)$ for $t \geq 0$.



Find and plot $v_o(t)$ and $i_o(t)$ for $t \geq 0$.




Find and plot $i_L(t)$ and $v_o(t)$ for $t \geq 0$.



Find and plot $v_o(t)$ for $t \geq 0$.

✓ An Example on Piecewise Linear Solution of Networks Containing Single Energy Storage Element

Example




In the above circuit assume that the diode is ideal and the circuit is at steady state at $t = 0^-$. Find and plot $v_o(t)$ and $i(t)$ for $t > 0$.

Solution:


Find the state of the diode at $t = 0^-$:

Since the circuit is at steady state at $t = 0^-$, C is open circuit. Remove C, assume D is OFF. Then $V_D = -30V$. Therefore D is OFF.



Now, find the state of the diode at $t = 0^+$:

Assume D is ON



$$i_D(0^+) = \frac{50 - 20}{0.5} - \frac{30}{2} = 45mA > 0$$

Therefore D is ON.


Find the initial values:

$$\begin{aligned}
 i_D(0) &= 45mA \\
 v_o(0^+) &= 0 \\
 i(0^+) &= 50mA \\
 v_c(0) &= 20V
 \end{aligned}$$

Find the steady state values:

$$\begin{aligned}
 (C \text{ is open}) \\
 i_D(\infty) &= -15mA \\
 v_o(\infty) &= 0 \\
 i(\infty) &= 0 \\
 v_c(\infty) &= 50V
 \end{aligned}$$

Find the time constant:



$$\begin{aligned}
 \tau &= (0.5K)(25nF) \\
 &= 12.5 \mu s
 \end{aligned}$$

$$i_D(t) = -15 + 60e^{-t/12.5} \text{ mA, } \mu\text{s}$$

$$v_o(t) = 0$$

$$i(t) = 60e^{-t/12.5} \text{ mA, } \mu\text{s.}$$

$$v_c(t) = 50 - 30e^{-t/12.5} \text{ V, } \mu\text{s.}$$

The diode turns OFF when $i_D = 0$.


$$-15 + 60e^{-t_1/12.5} = 0 \quad t_1 = 12.5 \ln 4 \text{ } \mu\text{s.}$$

From the above equations we obtain

$$i(t_1^-) = \frac{60}{4} = 15 \text{ mA } \checkmark$$

$$v_c(t_1) = 50 - \frac{30}{4} = 42.5 \text{ v. } \checkmark$$

For $t_1 < t < 100 \mu\text{s}$, replace the diode with the OFF model:



$$v_c(t_1) = 42.5 \text{ v.}$$

$$v_o(t_1^+) = \frac{80 - 42.5}{2.5} \cdot 2 - 30 = 0.$$


$$i(t_1^+) = \frac{v_o(t_1^+) + 30}{2} = 15 \text{ mA}$$

$$v_D(t_1^+) = v_o(t_1) = 0.$$

$$i(\infty) = 0, \quad v_c(\infty) = 80 \text{ v.}, \quad v_o(\infty) = 30 \text{ v.}, \quad v_D(\infty) = -30 \text{ v.}$$

Since $v_D(t_1) = 0$ and $v_D(\infty) = -30 \text{ v.}$, $v_D(t)$ is negative. Therefore diode will not change state.

Find the time constant:



$$\tau = (2.5 \text{ K}) \cdot (25 \text{ nF}) = 62.5 \mu\text{s}$$

$$v_c(t) = 80 - 37.5e^{-(t - 12.5 \ln 4)/62.5} \text{ v, } \mu\text{s.}$$

$$i(t) = 15e^{-(t - 12.5 \ln 4)/62.5} \text{ mA, } \mu\text{s.}$$


From the above equations we obtain

$$v_c(100 \text{ } \mu\text{s}) = 70 \text{ v.}$$

$$i(100 \text{ } \mu\text{s}) = 4 \text{ mA}$$

$$v_o(100 \text{ } \mu\text{s}) = -30 + 2 \times 4 = -22 \text{ v.}$$

For $t > 100 \mu\text{s}$, $v(t) = -10 \text{ v.}$ Assume D OFF.



$$v_D(100^+) = -30 - \frac{50}{2.5} \times 2 = -70 \text{ v} < 0$$

Therefore diode is OFF.


$$v_o(100^+s) = -70v. = v_D(100^+)$$

$$i(100^+_{\mu s}) = \frac{v_o(100^+) + 30}{2} = -20mA$$

$v_D(\infty) = -30v.$ Therefore the diode remains OFF ($v_D(100)$ is also negative)

$$v_o(\infty) = -30v.$$

$$i(\infty) = 0.$$




$$y(t) = y(\infty) + [y(0) - y(\infty)]e^{-t/\tau}$$

$$\tau = R_{th}C$$


$$\tau = \frac{L}{R_{th}}$$

EE 411
EXERCISE 1





$$i_L(0) = 2\text{mA}$$



Find and plot $i_L(t)$ and $i(t)$





Find and plot $i_1(t)$ and $v_c(t)$.





Find and plot $v_o(t)$.



Find and plot $i_L(t)$ and $v_o(t)$





Find and plot $v_c(t)$.



The switch automatically closes whenever the output voltage is positive and opens when it is negative.



Find and plot $v_o(t)$














Find and plot $v_c(t)$.

$V_i - V_f = \frac{Q}{C}$
 $Q = \int i dt$

20.345




ANSWERS




$\tau_1 = 100\mu s$
 $\tau_2 = 50\mu s$

Q1/





The amplifier is ideal
 $Z_{in} = \infty, Z_o = 0$.



Obtain and sketch v_o vs. v_i .



Q2/



Both diodes are ideal.




- a) Find the loop gain
- b) Find and plot v_y vs. v_x .

Q3/





- a) Find the loop gain. Find the range of 'e' for which TR is ACT.
- b) Calculate and plot the transfer characteristic v_o vs. v_{in} .

Q4/







Given A_L (loop gain) = 5 and the above characteristics find V_1, V_2, R_f .

Q5/



Plot v_o vs. v_{in} .



Q6/



The amplifiers and NL have the given characteristics.

- ✓ a) Find the loop gain
- b) Find v_A vs. v_{in} and v_o vs. v_{in} .


Q7/




$V_o = 0.6V$ $\beta = 100$

For the given v_{o1} vs. e characteristic


- a) Find the loop gain when the amplifier and TR are ACT.
- b) Find the region of v_{o1} for which TR is ACT
- c) Find and sketch v_{o1} vs. v_{in} and e_o vs. v_{in} for $-\infty \leq v_{in} \leq \infty$.





Find the transfer characteristic v_o vs. v_{in} for $0 < v_{in} < 10v$.



Plot v_{c1} and v_{c2} vs. v_{in} for $0 \leq v_{in} \leq 10$




Find and plot V_A and V_B vs. v_{in}




Determine R, R_1 and R_2 so that the above characteristic is obtained.


Q1/




Q2/ a) $A_L = 2500$





Q3/ a) $A_L \approx 41.7$
 $0.06 < e < 0.204$







Q4/ $v = 10v, V_i = 8v, R_f = 1K$





Q6/ a) $A_L = 50$



Q7/ a) $A_L = 50$ b) $8.55v \leq v_{o1} \leq 8.8v$




Q10/



Q11/ $R = 5.1K$, $R_1 = 1.8K$, $R_2 = 2.12K$


Schmitt Trigger Circuit (A regenerative comparator)



Assume $v_{in} = -\infty$. Then T_1 is OFF.
Find Thevenin equivalent circuit at B_2 :

$$V_{TH} = \frac{V_E R_3}{R_1 + R_2 + R_3} \quad R_{TH} = (R_1 + R_2) \parallel R_3$$

Therefore we have:



T_2 is designed to be ACT.

$$i_{b2} = \frac{V_{TH} - V_0 - V_E}{R_{TH}} \quad (1) \quad i_{e2} = (\beta_2 + 1) i_{b2}$$

$$V_E = (\beta_2 + 1) i_{b2} R_E$$

$$\therefore i_{b2} = \frac{V_E}{(\beta_2 + 1) R_E} \quad (2)$$

From (1) and (2), we obtain:

$$V_E = \frac{(\beta_2 + 1)(V_{TH} - V_0) R_E}{R_{TH} + (\beta_2 + 1) R_E} \triangleq V_{E2} \quad (3)$$

In order to have T_2 ACT, one must satisfy the condition $v_{CE2} > 0$ (assuming $v_{CE2SAT} = 0$)

$$v_{CE2} = V_S - R_L i_{c2} - V_{E2} = V_S - \frac{R_L \beta_2}{\beta_2 + 1} i_{e2} - V_{E2}$$

$$= V_S - \frac{R_L \beta_2}{\beta_2 + 1} \cdot \frac{V_{E2}}{R_E} - V_{E2}$$

Substituting V_{E2} from (3), one can check if $v_{CE2} > 0$.


T_1 remains OFF for $v_{BE1} < V_0$ or $v_{in} - V_{E2} < V_0$

or $v_{in} < V_0 + V_{E2} \triangleq V_1$

Using (3) we obtain $V_1 = V_0 + \frac{(\beta_2 + 1)(V_{TH} - V_0) R_E}{R_{TH} + (\beta_2 + 1) R_E}$


or $V_1 = V_0 + \frac{(V_{TH} - V_0) R_E}{R_E + \frac{R_{TH}}{\beta_2 + 1}}$ (4)

(2)



$v_o = V_S - R_L i_{C2} \triangleq V_{C1}$

Assume now v_{in} is large positive so that T_1 is SAT, T_2 is OFF.




Since $v_{CE2} < 0$ (due to voltage drop across R_2)

T_2 is OFF.

Decrease v_{in} until T_1 becomes ACT. Now, we have

ACTIVE TR.
 $V_{CE} > 0$



$V_{BE2} = \frac{V_{TH} R_2}{R_1 + R_2 + R_3} - \frac{\alpha_1 i_{E1} R_1 R_3}{R_1 + R_2 + R_3}$

$V_E = i_{E1} R_E$

$\therefore V_{BE2} = \frac{V_{TH} - \alpha_1 V_E \frac{R_1 R_3}{R_1 + R_2 + R_3}}{R_E} - V_E$ (5)

For $V_{BE2} < V_0$, T_2 is OFF and $v_o = V_S$.


From (5) $V_{BE2} < V_0 \Rightarrow V_E > \frac{(V_{TH} - V_0) R_E}{R_E + \frac{\alpha_1 R_1 R_3}{R_1 + R_2 + R_3}}$

Since $V_E = v_{in} - V_0$, T_2 is OFF for

$v_{in} > V_0 + \frac{(V_{TH} - V_0) R_E}{R_E + \frac{\alpha_1 R_1 R_3}{R_1 + R_2 + R_3}} \triangleq V_2$ (6)

Therefore we have

(3)



In order to have a hysteresis characteristic we must have $V_1 > V_2$.

Comparing equations (6) and (4), $V_1 > V_2$ if

$$\frac{R_{TH}}{\beta_2 + 1} < \frac{\alpha_1 R_1 R_3}{R_1 + R_2 + R_3} \quad \text{where } R_{TH} = \frac{(R_1 + R_2)R_3}{R_1 + R_2 + R_3}$$

$$\therefore \frac{(R_1 + R_2)R_3}{(R_1 + R_2 + R_3)(\beta_2 + 1)} < \frac{\alpha_1 R_1 R_3}{(R_1 + R_2 + R_3)}$$

$\alpha_1(\beta_2 + 1)R_1 > R_1 + R_2$. This is a necessary condition to have

$$A_L > 1.$$

COLLECTOR COUPLED ASTABLE MULTIVIBRATOR




Fig.1

As seen from the figure the astable can be considered as two monostable circuits operating sequentially, one triggered off when the other one turns on. The circuit is self starting and free running.

There are two quasi-stable (pulse) states:

- 1) T_1 OFF, T_2 SAT
- 2) T_1 SAT, T_2 OFF

Suppose at $t=0^-$ T_1 is OFF, T_2 is SAT:




Fig.2

Assume at $t=0$ regeneration is just starting. Then we must have

$$v_{C1}(0) = v_{B1}(0^-) = V_0$$

$$v_{C2}(0) = -V_s + V_0 \text{ (steady state)}$$

Then $v_{O1}(0^-) = V_s$, $v_{O2}(0^-) = 0$.

Since at $t=0$ we have regeneration T_1 becomes SAT, T_2 becomes OFF.




Fig.3

$$v_{O1} = 0 \quad v_{O2}(0^+) = V_0 - v_{C1}(0) = 0$$

$$v_{B1} = V_0 \quad v_{O2}(\infty) = V_s \quad \tau_1 = R_{L2}C_1$$

$$v_{B2}(0^+) = v_{C2}(0) = -V_s + V_0$$

$$v_{B2}(\infty) = V_s \quad \tau_2 = R_2C_2$$

Usually $\tau_1 \ll \tau_2$

$$v_{B2}(t) = V_s + (-2V_s + V_0) e^{-t/\tau_2}$$

Let $v_{B2}(T_1) = V_0 \Rightarrow T_1 = \tau_2 \ln \frac{(2V_s - V_0)}{V_s - V_0} \approx 0.7\tau_2$

$$v_{c2}(T_1) = v_{B2}(T_1) = -V_0 \quad v_{c1}(T_1) = -V_s + V_0 \quad \left(\begin{array}{l} \text{Since } \tau_1 \ll \tau_2 : v_{02} \\ \text{has reached to } V_s \end{array} \right)$$

At $t = T_1$ regenerative switching occurs and T_1 becomes OFF T_2 becomes SAT. We have the model in Fig. 2

From Fig. 2:

$$v_{B1}(T_1^+) = v_{c1}(T) = -V_s + V_0 \quad v_{B2} = V_0 \quad v_{01}(T_1^+) = V_0 - v_{c2}(T)$$

$$v_{B1}(\infty) = V_s \quad \tau_3 = R_1 C_1 \quad v_{02} = 0 \quad = 0$$

$$v_{B1}(t) = V_s + (-2V_s + V_0)e^{-(t-T_1)/\tau_3} \quad v_{01}(\infty) = V_s$$

$$\tau_4 = R_{L1} C_2$$

Usually $\tau_4 \ll \tau_3$

Let $v_{B1}(T_2) = V_0 \dots$ at $t=T_2$ we have regenerative switching

$$v_{B1}(T_2) = V_0 = V_s + (-2V_s + V_0)e^{-(T_2-T_1)/\tau_3}$$

T_1 becomes SAT

T_2 becomes OFF.

$$\therefore T_2 = T_1 + \tau_3 \ln \frac{2V_s - V_0}{V_s - V_0} \approx T_1 + 0.7\tau_3$$

Since at $t=T_2$ we have the same conditions as at $t=0$, i.e.

$$v_{B1}(T_2) = v_{B1}(0^-) = V_0, \quad v_{01}(T_2) = v_{01}(0^-) = V_s$$

$$v_{02}(T_2) = v_{02}(0^-) = 0$$

the waveforms will repeat as indicated in the below figure:




Fig. 4

Loop Gain: Since regenerative switching occurs at a short time interval, the capacitors behave as constant voltage sources. Therefore in loop gain calculation they are short circuits.




FIG. 5

$$i_2 = -\beta_2 i_{b2} = -\beta_2(-\beta_1 i_{b1}) = \beta_2 \beta_1 i_{b1}$$

$$\therefore i_2 = \beta_2 \beta_1 i_1$$

$$A_L = \frac{di_2}{di_1} = \beta_2 \beta_1 > 1$$

As seen from Fig. 4, v_{01} and v_{02} have a certain rise time depending on τ_1 and τ_4 . To obtain a sharp rise for v_{01} one can use the below circuit.




FIG. 6.

$\therefore v_{01}$ immediately becomes V_s and v_{01} and v_{01} rises to V_s by a time constant $R_{L1} C_2$

When T_1 is SAT and T_2 is OFF, the diode is ON by the currents through R_{L1} and R_2 , C_2 . $v_{01} = 0$, $v_{01} = V_D$. When $v_{02} = V_0 - V_D$ we have reg. switching. T_2 becomes SAT T_1 becomes OFF, and diode is OFF because voltage across it is $-v_{02} + V_0 - V_s = V_D - V_s < V_D$.




FIG. 7

The standard astable multivibrator circuit, in Fig.1, is said to be self starting. This means that when the supply is turned on periodic square wave waveforms are observed at the collectors of the transistors. But in some cases one may observe zero voltage at both of the collectors (due to improper choice for the resistors R_1, R_2, R_{L1}, R_{L2}). In this case both of the transistors are saturated, and since v_{01} and v_{02} are both constant at zero volts, the circuit is at steady state. The equivalent model of the circuit in Fig.1 is then:




Fig.8

Since the resistors are chosen such that $\beta i_b > i_{CSAT}$, the transistors will remain in SAT mode. To eliminate this failure one can increase R_1 and R_2 or/and decrease R_{L2} and R_{L1} so that βi_b is slightly larger than i_{CSAT} .

An astable circuit in which both of the transistors can not be SAT is depicted in Fig.9




Fig.9

If both of the transistors are SAT, then the circuit is at steady state and we then have the model in Fig.10






FIG. 10

Observe that the diodes are reverse biased by the voltage sources ' V_0 '. Hence they are OFF. Therefore $i_b = 0$. Hence transistors can not be SAT.

DESIGN EXAMPLE FOR DTL NAND GATE



Obtain v_y vs. v_{x_i} (since only one diode can conduct at a time, the rest of the input diodes are ignored), by choosing R_1, R_2, R_3, R_L . v_y vs. v_{x_i} will have the following shape:



Assume the following are specified:

- 1/ I_{Cmax} (max. collector current). I_{Cmax} is limited due to limitation in power dissipation.
- 2/ V_{ILmax} (V_1), V_{EHmin} (V_2) (these values are determined from noise margin considerations)
- 3/ Max. fan out = N
- 4/ R_L (is chosen from dynamic speed considerations).

Design data:

- | | | | |
|------------|-----------------|------------------------|-------------------|
| $V_S = 6V$ | $V_1 \geq 1.4V$ | $\beta \geq 50$ | $V_{CEsat} = 0V$ |
| $V_B = 6V$ | $V_2 \leq 3.4V$ | $V_D = 0.6V$ | $I_{Cmax} = 10mA$ |
| | $N = 5$ | $V_D = 0.6V$ | |
| | | $2K \leq R_L \leq 10K$ | |

Given the above design data choose R_1, R_2, R_3 .

Solutions

1/ Cl... $R_L = 4.7K$

2/ Using I_{Cmax} , N , R_L determine R_1 :



$$I_{C(sat)} = \frac{V_{CC}}{R_L} + N I_D \leq I_{Cmax} = 10mA$$

$$\frac{6}{4.7} + 5 I_D \leq 10 \Rightarrow I_D \leq 1.75mA$$

$$I_{Dmax} = 1.75mA$$

When the transistor is SAT (i.e. $V_{CE} = 0$) we know that the transistors of the gate connected as load are OFF. ... we have:



$$I_D = \frac{V_{CC} - V_{BE}}{R_1} = \frac{6 - 0.6}{R_1} < I_D = 1.75mA$$

$$\frac{5.4}{R_1} - \frac{6.6}{R_2 + R_3} \leq 1.75mA \quad (1)$$


Assume R_1, R_2 and R_3 satisfy: $R_1 < R_2 + R_3$ (2)

Then from eqn. (1) we have $\frac{5.4}{R_1} \leq 1.75 \Rightarrow R_1 \geq 3.09K$

Choose $R_1 = 3.3K$. Then $I_D = \frac{6 - 0.6}{R_1} = \frac{5.4}{3.3} = 1.64mA$ (3)

3/ For $V_{X1} \leq V_1$, TR must be OFF.


Assume that for $V_{X1} = V_1$, TR is OFF



$$V_{BE} = \frac{6}{R_2 + R_3} - 6 \leq V_{BE} = 0.6V$$

$$R_2 \geq 0.41R_3 \quad (4)$$

4/ For $V_{X1} \geq V_2$, TR must be SAT. Worst case occurs for $V_{X1} = V_2$



$$I_{C(sat)} = I_L = \frac{6}{4.7} = N I_D + \frac{6}{4.7}$$

Substituting (3) we obtain

$$I_{C(sat)} = 5(1.64) + \frac{6}{4.7} = 9.5mA$$


Assume that D is required to be ON (otherwise the input can't control the circuit), i.e. $I_D > 0$

$$I_B = \frac{2}{30} - \frac{3.4}{R_2} > 0 \Rightarrow R_2 > 51 \text{ K}\Omega \quad (5)$$

To make the TR SAT. $I_{B \min} > I_{CSAT} = 1.5 \text{ mA}$


$$I_B = \frac{3.4}{R_2} - \frac{6.6}{R_3} > \frac{1.5}{50} = \frac{9.5}{50} \Rightarrow R_2 > \frac{3.4}{0.19 + \frac{6.6}{R_3}} \quad (6)$$

Using equations (4), (5) and (6) we obtain:




The shaded area is the feasible region. After choosing R_2 and R_3 from the feasible region, be sure that inequality (2) is satisfied.


NAND TTL Vgate



A	B	T ₁	T ₂	T ₃	V _o
L	L	SAT	SAT	OFF	H
L	H	SAT	REACT	OFF	H
H	L	REV.	SAT	OFF	H
H	H	REACT	REACT	SAT	L

NAND Gate






Assume Di OFF:
 $\beta I_B = 2.7 \mu A$
 $V_A = 12 - (1k)(2.7 \mu A)$
 $= 9.3 V$
 $V_D = 6 - 9.3 = -3.3 < 0$
Di OFF

1


Find the state of the transistor. $V_D = 0.6v$, $V_Z = 5v$, $\beta_F = 50$.



Ans: Tri OFF

2) Find the states of the diode and of the transistor for

- a) $V = -2v$
- b) $V = 5v$




Ans: a) Di on, Tri off ✓
 b) Di off, Tri sat ✓

$V_D = 0.6v$, $V_D = 0.6v$, $\beta_F = 50$

3) Find the states of the diodes and of the transistor for



- a) $V_{in} = 5v$
- b) $V_{in} = -2v$



Ans: a) D1 off, D2 on, Tri sat ✓
 b) D1 on, D2 off, Tri off ✓

$V_D = 0.6v$, $V_D = 0.6v$, $\beta_F = 50$


4) Find V_o vs. V_{in} for $0 \leq V_{in} \leq 10v$.



$V_D = 0.6v$, $V_D = 0.6v$, $\beta_F = 20$

5) Find the states of the transistors and V_{o1} and V_{o2} for

- a) $V_{in} = 0$
- b) $V_{in} = 4v$




Ans: a) TR1 off, TR2 sat, $V_{o1} = 5v$, $V_{o2} = 1.4v$ ✓
 b) TR1 sat, TR2 off, $V_{o1} = 3.4v$, $V_{o2} = 5v$ ✓

$V_D = 0.6v$, $\beta_F = 100$


6)

- a) Find the states of the transistors and V_o for i) $V_{in} = 0$ ii) $V_{in} = 5v$
 b) Find V_o vs. V_{in} for $0 \leq V_{in} \leq 5v$




$\beta_{F1} = 50, \beta_{F2} = 20, V_o = 0.6v$

Ans: i) TR1 off, TR2 act, $V_o = 0.24v$
 ii) TR1 sat, TR2 off, $V_o = 10v$



- 7) Find the states of the transistor and of the diode for

- a) $V_{in} = 4v$ b) $V_{in} = 0.2v$




$V_o = V_D = 0.6v$

Ans: a) TR active, D on
 b) TR sat, D off

- 8) Find the states of the transistors and V_o for

- a) $V_{in} = 4v$ b) $V_{in} = 0.2v$




$\beta_{F1} = 0.02, \beta_{F2} = 10, V_o = 0.6v$

Ans: a) TR1 active, $V_o = 0$, TR2 sat
 b) TR1 sat, $V_o = 5v$, TR2 off


- 10) Find the states of the transistors and V_o for

- a) $i_{in} = 0$ b) $i_{in} = 1mA$



$V_o = 0.6v, \beta_{F1} = 10$

Ans: a) TR1 off
 TR2 off $V_o = 4.26v$
 TR3 act
 b) TR1 sat
 TR2 sat $V_o = 0$
 TR3 sat




Find the state of D:
 Assuming D is OFF:
 $V_b = 6 - 12 = -6$ ✓ D is OFF.

$V_{BE} = 6V$, T with OFF.

$V_{BC} = -6V$.

$V_{BE} > V_{BC}$ TR SAT or ACT

Replace SAT model:



Again find the state of TR.

Assume TR OFF:

$$6 - \frac{12}{3} = -2V < 0 \text{ ✓ D is OFF.}$$

$$I_b = \frac{6 - 0.6}{100k} = 0.054 \text{ mA.}$$


$$I_c = \frac{12}{3k} = 4 \text{ mA.}$$

$$\beta_F I_b = 0.27 < 4 \text{ TR ACT}$$

We must find again state of D because when we were finding the state of diode we have assumed the TR is SAT


→ A

EE 411
Exercise



a) Find the truth table showing the states of the transistors. Take $V_{IH} = 2V, V_{IL} = 0.2v.$


b. Assuming that this gate drives similar gates determine the max. fan-out.



~~NAND~~
a. With $V_{OH} = 5v, V_{OL} = 0v.$ explain the operation of the gate. Obtain the truth table. What is its function?

b. What are the noise margins?

c. Assuming that it drives similar gates what is the max. fan-out. (consider the worst case input conditions)




~~NAND~~ a. Obtain the truth table. What is its function?

b. When the inputs of this gate are obtained from the outputs of similar gates, calculate the max. fan-out.

c. Calculate the noise margins under worst case loading conditions.

Q4/



$\beta_{min} = 100, V_o = 0.6v.$

An RTL gate and its worst case transfer characteristic is given.


- Obtain the truth table. What is its function?
- Determine the noise margins.
- The output of this gate drives similar gates. Calculate

the max. fan-out.

14

d. Determine the permissible regions of R_2 .

Q5/



$\frac{4.4 - 1.2}{10}$


$\beta_F = 20, V_o = 0.6v, V_D = 0.6v.$

NOK a. Explain briefly the operation of the gate. Obtain the truth table.

13 b. Assuming that this gate drives similar gates and $V_{OHmin} = 2.8v$, calculate the max. fan.out (take $V_A = V_B = 0v$)

c. Calculate the max. current that can be sunk by this gate when $V_A = 3v, V_B = 2v.$

Q6/



$\beta_F = 24, V_o = 0.6v.$


NOK a. Assuming that 10v. represents logic high and 0v. represents logic low, give the truth table. What is its function?

b. Find v_o vs. V_1 with V_2 grounded,

c. Calculate the max. fan-out for $V_{OHmin} = 6v.$

156


✓ Q7/



- a. Find the truth table.
- b. What is V_{YH} ? Obtain $V_{YL_{min}}$ and $V_{YL_{max}}$.

For T_4 : $K_n = 0.02 \text{ mA/V}^2$, $V_{Tn} = 3\text{v}$
 For T_1, T_2, T_3 : $K_n = 0.2 \text{ mA/V}^2$, $V_{Tn} = 5\text{v}$


✓ Q8/



- Assuming this gate is driven by similar gates:
- a. Explain the operation qualitatively and give the truth table. What is its function?
- b. Find V_{YH} and V_{YL} .

$V_{Tn} = 5\text{v}$, $K_n = 0.2 \text{ mA/V}^2$


✓ Q9/



- a. Find the truth table. What is its function?
- b. Assuming that the gate is driven by similar gates find V_{YL} , $V_{YH_{min}}$ and $V_{YH_{max}}$.

$K_p = 0.2 \text{ mA/V}^2$, $V_{Tp} = 6\text{v}$.


Q10/



- For the given MOSFET inverter find v_o and the states of the transistors for
- a. $v_i = 2\text{v}$
- b. $v_i = 10\text{v}$

$V_{Tn1} = 5\text{v}$ $V_{Tn2} = 2\text{v}$
 $K_{n1} = 0.8 \text{ mA/V}^2$ $K_{n2} = 0.1 \text{ mA/V}^2$

Q11/




NAND -

(4)

- Assuming 12v. represents logical-1 level, and 0v. represents logical-0 level, find the truth table indicating the states of the transistors. What is its function?
- With T_2 OFF find V_Y vs. V_A and find the noise margins.
- Find the max. fan-out.

(33)

Q12/



- Assuming 0v. represents logical-0 input, 5v. represents logical-1 input, find the truth table indicating the states of the transistors. What is its function?
- Find v_Q vs. v_A with B connected to 5v. What are the noise margins?
- Assuming the gate is driven by similar gates find the max. fan-out.

ANSWERS

①

Q1/a)

A	B	T ₁	T ₃	T ₂	T ₄	T ₅	Y
L	L	SAT	SAT	OFF	OFF	SAT	L
L	H	SAT	RACT	"	SAT	OFF	H
H	L	RACT	SAT	SAT	OFF	"	H
H	H	"	RACT	"	SAT	"	H


⇒ PLC OR Gate

b) Max. fan-out = 18

Q2/a)

A	B	D ₁	D ₂	D ₃	D ₄	T	O
L	L	ON	OFF	ON	OFF	OFF	H
L	H	"	"	OFF	ON	SAT	L
H	L	OFF	ON	ON	OFF	"	L
H	H	"	"	OFF	ON	"	L

⇒ PLC NOR Gate



LNM = 0.6V
HNM = 4.4V

c) Max. fan-out = 10

Q3/a) PLC-NAND Gate b) Max. fan-out = 47 c) LNM = 0.6V HNM = 4.4V

Q4/a) PLC-NOR Gate b) LNM = 0.5V HNM = 1V c) Max. fan-out = 12
74?

d) $15.8K < R_2 < 24K$

Q5/a)

A	B	D ₁	D ₂	T ₁	T ₂	T ₃	D ₃	Y
L	L	OFF	OFF	OFF	ACT	OFF	ON	H
L	H	"	ON	SAT	OFF	SAT	OFF	L
H	L	ON	OFF	"	"	"	"	L
H	H	Diode with highest input is ON		"	"	"	"	L

⇒ PLC-NOR Gate.


b) Max. fan-out = 13

c) Max. current that can be sunk = 14mA

Q6/a)

V ₁	V ₂	T ₁	T ₂	T ₃	V ₀
0	0	OFF	OFF	OFF	12
10	0	ACT	"	SAT	0
0	10	OFF	ACT	"	0
10	10	ACT	"	"	0

⇒ PLC NOR-Gate



c) Max-fan out = 156

Q7/a)

A	B	C	T ₁	T ₂	T ₃	Y
L	L	L	O	O	O	H
L	L	H	O	O	N	L
L	H	L	O	N	O	L
L	H	H	O	N	N	L
H	L	L	N	O	O	L
H	L	H	N	O	N	L
H	H	L	N	N	O	L
H	H	H	N	N	N	L

O: OFF
N: N

⇒ PLC NOR gate

b) $V_{YH} = 12V$ $V_{YL_{min}} = 0.33V$ $V_{YL_{max}} = 0.94V$

Q8/a)

A	B	T ₁	T ₂	T ₃	Y
L	L	OFF	OFF	NSAT	L
L	H	"	ON	OFF	H
H	L	ON	OFF	"	H
H	H	"	ON	"	H

⇒ PLC OR Gate

b) $V_{YH} = 15V$
 $V_{YL} = 0.74V$

Q9/

A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

⇒ PLC NAND Gate

b) $V_{YL} = 0$ $V_{YH_{min}} = 11V$ $V_{YH_{max}} = 11.5V$


Q10/a)

$V_o \approx 5.63V$ T_1, OFF, T_2, SAT $V_o \approx 0.71V$ $T_1, NSAT, T_2, SAT$

Q11/a)

A	B	T ₁	T ₂	T ₃	Y
L	L	ACT	ACT	OFF	H
L	H	"	OFF	"	H
H	L	OFF	ACT	"	H
H	H	"	OFF	SAT	L

⇒ PLC NAND gate




c) $HNM = 12 - 5.4 = 6.6V$
 $LNM = 5.4V$

Q12/a)


A	B	T ₁	T ₂	T ₃	Q
L	L	ACT	ACT	SAT	L
L	H	"	OFF	"	L
H	L	OFF	ACT	"	L
H	H	"	OFF	OFF	H

⇒ AND Gate




$LNM = 3V$ $HNM = 1.8V$

c) $N = 1704$




Find the transfer characteristic v_o vs. v_{in} for $0 < v_{in} < 10V$.

$\beta = 100, V_o = 0.6V, V_z = 5V$





Plot v_{C1} and v_{C2} vs. v_{in} for $0 \leq v_{in} \leq 10$

$\beta = 100, V_o = 0.6V$



Find and plot V_A and V_B vs. v_{in}

$\beta = 100, V_o = 0.6V$



Determine R, R_1 and R_2 so that the above characteristic is obtained.

$\beta = 50, V_o = 0.6V$